| /external/vixl/examples/aarch64/ |
| D | add4-double.cc | 43 __ Ucvtf(d2, x0); in GenerateAdd4Double() local
44 __ Ucvtf(d3, x1); in GenerateAdd4Double() local
|
| /external/vixl/test/aarch64/ |
| D | test-disasm-neon-aarch64.cc | 3820 COMPARE_MACRO(Ucvtf(v5.V2S(), v3.V2S()), in TEST()
3823 COMPARE_MACRO(Ucvtf(v6.V4S(), v4.V4S()), in TEST()
3826 COMPARE_MACRO(Ucvtf(v7.V2D(), v5.V2D()), in TEST()
3829 COMPARE_MACRO(Ucvtf(s8, s6), "ucvtf s8, s6"); in TEST()
3830 COMPARE_MACRO(Ucvtf(d8, d6), "ucvtf d8, d6"); in TEST()
3888 COMPARE_2REGMISC_FP16(Ucvtf, "ucvtf"); in TEST()
4324 COMPARE_MACRO(Ucvtf(v5.V4H(), v3.V4H(), 11), "ucvtf v5.4h, v3.4h, #11"); in TEST()
4325 COMPARE_MACRO(Ucvtf(v6.V8H(), v4.V8H(), 12), "ucvtf v6.8h, v4.8h, #12"); in TEST()
4326 COMPARE_MACRO(Ucvtf(v5.V2S(), v3.V2S(), 11), "ucvtf v5.2s, v3.2s, #11"); in TEST()
4327 COMPARE_MACRO(Ucvtf(v6.V4S(), v4.V4S(), 12), "ucvtf v6.4s, v4.4s, #12"); in TEST()
[all …]
|
| D | test-assembler-fp-aarch64.cc | 4410 __ Ucvtf(d1, x10); in TestUScvtfHelper() local
4412 __ Ucvtf(d3, w11); in TestUScvtfHelper() local
4421 __ Ucvtf(d1, x10, fbits); in TestUScvtfHelper() local
4423 __ Ucvtf(d3, w11, fbits); in TestUScvtfHelper() local
4434 __ Ucvtf(d1, x10, fbits); in TestUScvtfHelper() local
4565 __ Ucvtf(s1, x10); in TestUScvtf32Helper() local
4567 __ Ucvtf(s3, w11); in TestUScvtf32Helper() local
4576 __ Ucvtf(s1, x10, fbits); in TestUScvtf32Helper() local
4578 __ Ucvtf(s3, w11, fbits); in TestUScvtf32Helper() local
4589 __ Ucvtf(s1, x10, fbits); in TestUScvtf32Helper() local
|
| D | test-assembler-sve-aarch64.cc | 15995 __ Ucvtf(zd_ucvtf_all_active.WithLaneSize(dst_type_size_in_bits), in TestUScvtfHelper() local
16025 __ Ucvtf(zd_ucvtf_merged.WithLaneSize(dst_type_size_in_bits), in TestUScvtfHelper() local
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.h | 2599 void Ucvtf(const VRegister& vd, const Register& rn, int fbits = 0) {
3327 void Ucvtf(const VRegister& vd, const VRegister& vn, int fbits = 0) {
6075 void Ucvtf(const ZRegister& zd, const PRegisterM& pg, const ZRegister& zn) { in Ucvtf() function
|