Home
last modified time | relevance | path

Searched refs:Unconditional (Results 1 – 25 of 64) sorted by relevance

123

/external/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp31 HexagonMCChecker::Unconditional(Hexagon::NoRegister, false);
39 Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0? in init()
40 Defs[Hexagon::LC0].insert(Unconditional); in init()
43 Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0? in init()
44 Defs[Hexagon::LC1].insert(Unconditional); in init()
276 Unconditional = HEXAGON_PRESHUFFLE_PACKET_SIZE; in checkBranches() local
298 Unconditional = i; // Record the position of the unconditional branch. in checkBranches()
315 if (!hasConditional || Conditional > Unconditional) { in checkBranches()
414 if (PM.count(Unconditional)) { in checkRegisters()
DHexagonMCChecker.h83 static const PredSense Unconditional; variable
/external/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp35 HexagonMCChecker::Unconditional(Hexagon::NoRegister, false);
44 Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0? in init()
45 Defs[Hexagon::LC0].insert(Unconditional); in init()
48 Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0? in init()
49 Defs[Hexagon::LC1].insert(Unconditional); in init()
601 if (PM.count(Unconditional)) { in checkRegisters()
DHexagonMCChecker.h44 static const PredSense Unconditional; variable
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp35 HexagonMCChecker::Unconditional(Hexagon::NoRegister, false);
44 Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0? in init()
45 Defs[Hexagon::LC0].insert(Unconditional); in init()
48 Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0? in init()
49 Defs[Hexagon::LC1].insert(Unconditional); in init()
591 if (PM.count(Unconditional)) { in checkRegisters()
DHexagonMCChecker.h44 static const PredSense Unconditional; variable
/external/tensorflow/tensorflow/core/framework/
Dselective_registration_test.cc45 TEST(InitOnStartupTest, Unconditional) { in TEST() argument
/external/pigweed/pw_kvs/
Dentry_test.cc348 flash_.InjectReadError(FlashError::Unconditional(Status::Aborted())); in TEST_F()
360 flash_.InjectReadError(FlashError::Unconditional(Status::Aborted())); in TEST_F()
376 flash_.InjectReadError(FlashError::Unconditional(Status::Unimplemented())); in TEST_F()
578 flash_.InjectWriteError(FlashError::Unconditional(Status::Cancelled())); in TEST_F()
Dentry_cache_test.cc332 flash_.InjectReadError(FlashError::Unconditional(Status::Internal(), 2)); in TEST_F()
347 flash_.InjectReadError(FlashError::Unconditional(Status::Internal(), 4)); in TEST_F()
Dkey_value_store_binary_format_test.cc356 flash_.InjectWriteError(FlashError::Unconditional(Status::Unavailable(), 1)); in TEST_F()
576 flash_.InjectWriteError(FlashError::Unconditional(Status::Unavailable(), 1)); in TEST_F()
739 flash_.InjectReadError(FlashError::Unconditional(Status::Internal(), 2)); in TEST_F()
741 flash_.InjectReadError(FlashError::Unconditional(Status::Internal(), 1, 7)); in TEST_F()
760 flash_.InjectWriteError(FlashError::Unconditional(Status::Internal(), 1, 1)); in TEST_F()
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-branch.txt4 # Unconditional branch (register) instructions.
/external/llvm-project/llvm/test/MC/Disassembler/AArch64/
Darm64-branch.txt4 # Unconditional branch (register) instructions.
/external/deqp/doc/testspecs/GLES2/
Dfunctional.shaders.discard.txt25 + Unconditional discard
/external/llvm-project/llvm/test/TableGen/
Difstmt.td29 def Unconditional;
/external/pigweed/pw_kvs/public/pw_kvs/
Dfake_flash_memory.h34 static constexpr FlashError Unconditional(Status status,
/external/deqp/doc/testspecs/GLES3/
Dfunctional.shaders.fragdepth.txt26 - Unconditional write
/external/llvm-project/clang-tools-extra/test/clang-tidy/checkers/
Dreadability-isolate-declaration.cpp216 int Unconditional, in macros()
/external/llvm-project/clang-tools-extra/docs/clang-tidy/checks/
Dreadability-isolate-declaration.rst93 int Unconditional,
/external/llvm/test/MC/AArch64/
Darm64-branch-encoding.s6 ; Unconditional branch (register) instructions.
/external/llvm-project/llvm/test/MC/AArch64/
Darm64-branch-encoding.s6 ; Unconditional branch (register) instructions.
/external/llvm-project/llvm/lib/Target/ARC/
DARCInstrInfo.td323 // Unconditional branch.
358 // Unconditional Jump.
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
DARCInstrInfo.td323 // Unconditional branch.
358 // Unconditional Jump.
/external/llvm-project/mlir/include/mlir/Dialect/SPIRV/
DSPIRVControlFlowOps.td27 let summary = "Unconditional branch to target block.";
/external/llvm/lib/Target/X86/
DX86InstrControl.td71 // Unconditional branches.
/external/llvm/lib/Target/Mips/
DMips16InstrInfo.td605 // Purpose: Unconditional Branch (Extended)
612 // Purpose: Unconditional Branch
1354 // Unconditional branch

123