Home
last modified time | relevance | path

Searched refs:acc3 (Results 1 – 25 of 25) sorted by relevance

/external/rust/crates/ring/crypto/fipsmodule/ec/asm/
Decp_nistz256-armv8.pl92 $acc0,$acc1,$acc2,$acc3,$acc4,$acc5) =
165 ldp $acc2,$acc3,[$ap,#16]
188 mov $acc3,xzr
212 mul $acc3,$a3,$bi // a[3]*b[0]
220 adcs $acc3,$acc3,$t2
256 adcs $acc2,$acc3,$t2 // +=acc[0]*0xffff0001
258 adcs $acc3,$acc4,$t3
268 adcs $acc3,$acc3,$t3
280 adcs $acc3,$acc3,$t2
291 adcs $acc2,$acc3,$t2 // +=acc[0]*0xffff0001
[all …]
Dp256-x86_64-asm.pl197 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("%r$_",(8..15));
262 mov %rdx, $acc3
264 add %rax, $acc3
291 sub %rax, $acc3
295 add $acc0, $acc3
316 add $t1, $acc3
318 add %rax, $acc3
342 sub $acc1, $acc3
350 adc %rdx, $acc3
373 add $t1, $acc3
[all …]
/external/boringssl/src/crypto/fipsmodule/bn/asm/
Darmv8-mont.pl283 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("x$_",(19..26));
336 mov $acc3,xzr
384 adcs $acc3,$acc3,$t2
398 adcs $acc3,$acc3,$t0
411 adds $acc3,$acc3,$t2
423 stp $acc2,$acc3,[$tp],#8*2 // t[2..3]
470 adc $acc3,xzr,xzr // t[11]
477 adc $acc3,$acc3,$t3
484 adcs $acc3,$acc3,$t2
489 adcs $acc3,$acc3,$t0
[all …]
/external/rust/crates/ring/crypto/fipsmodule/bn/asm/
Darmv8-mont.pl283 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("x$_",(19..26));
336 mov $acc3,xzr
384 adcs $acc3,$acc3,$t2
398 adcs $acc3,$acc3,$t0
411 adds $acc3,$acc3,$t2
423 stp $acc2,$acc3,[$tp],#8*2 // t[2..3]
470 adc $acc3,xzr,xzr // t[11]
477 adc $acc3,$acc3,$t3
484 adcs $acc3,$acc3,$t2
489 adcs $acc3,$acc3,$t0
[all …]
/external/boringssl/src/crypto/fipsmodule/ec/asm/
Dp256-x86_64-asm.pl151 my ($acc0,$acc1,$acc2,$acc3,$acc4,$acc5,$acc6,$acc7)=map("%r$_",(8..15));
216 mov %rdx, $acc3
218 add %rax, $acc3
245 sub %rax, $acc3
249 add $acc0, $acc3
270 add $t1, $acc3
272 add %rax, $acc3
296 sub $acc1, $acc3
304 adc %rdx, $acc3
327 add $t1, $acc3
[all …]
/external/tensorflow/tensorflow/lite/kernels/internal/optimized/
Ddepthwiseconv_uint8_transitional.h3370 int32x4_t acc3;
3375 acc3 = adjusted_bias_data;
3380 acc3 = vdotq_s32(acc3, filter_reg_0_a, left_bank_3_reg);
3394 acc3 = vdotq_s32(acc3, filter_reg_1_a, left_bank_4_reg);
3395 acc3 = vdotq_s32(acc3, filter_reg_2_a, left_bank_5_reg);
3407 acc3 = vqrdmulhq_n_s32(acc3, output_multiplier);
3408 acc3 = DivideByPOT<DepthwiseConvOutputRounding::kUpward>::Run(
3409 acc3, -output_shift);
3414 vcombine_s16(vqmovn_s32(acc2), vqmovn_s32(acc3));
3458 acc3 = adjusted_bias_data;
[all …]
Dlegacy_optimized_ops.h802 int32x4_t acc3 = acc0; in LegacyFullyConnectedAsGEMVWorkerImpl() local
857 acc3 = vmlal_s16(acc3, vget_low_s16(filter_val_3_0), in LegacyFullyConnectedAsGEMVWorkerImpl()
865 acc3 = vmlal_s16(acc3, vget_low_s16(filter_val_3_1), in LegacyFullyConnectedAsGEMVWorkerImpl()
873 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3_0), in LegacyFullyConnectedAsGEMVWorkerImpl()
881 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3_1), in LegacyFullyConnectedAsGEMVWorkerImpl()
910 acc3 = in LegacyFullyConnectedAsGEMVWorkerImpl()
911 vmlal_s16(acc3, vget_low_s16(filter_val_3), vget_low_s16(input_val)); in LegacyFullyConnectedAsGEMVWorkerImpl()
918 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3), in LegacyFullyConnectedAsGEMVWorkerImpl()
926 vst1q_s32(buf + 12, acc3); in LegacyFullyConnectedAsGEMVWorkerImpl()
939 acc3 = vld1q_s32(buf + 12); in LegacyFullyConnectedAsGEMVWorkerImpl()
[all …]
/external/tensorflow/tensorflow/lite/kernels/
Dcpu_backend_gemm_custom_gemv.h365 int32x4_t acc3 = acc0;
399 acc3 = vmlal_s16(acc3, vget_low_s16(filter_val_3.val[0]),
407 acc3 = vmlal_s16(acc3, vget_low_s16(filter_val_3.val[1]),
415 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3.val[0]),
423 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3.val[1]),
445 acc3 = vmlal_s16(acc3, vget_low_s16(filter_val_3),
453 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3),
519 acc3 = vmlal_s16(acc3, vget_low_s16(filter_val_3),
527 acc3 = vmlal_s16(acc3, vget_high_s16(filter_val_3),
539 vpadd_s32(vget_low_s32(acc3), vget_high_s32(acc3));
[all …]
/external/libaom/libaom/av1/encoder/mips/msa/
Dtemporal_filter_msa.c31 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_8size_msa() local
47 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa()
87 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa()
96 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa()
133 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa()
157 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_16size_msa() local
173 LD_SW2(acc, 4, acc2, acc3); in temporal_filter_apply_16size_msa()
211 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa()
220 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_16size_msa()
258 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa()
/external/libvpx/libvpx/vp8/encoder/mips/msa/
Dtemporal_filter_msa.c27 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_16size_msa() local
42 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_16size_msa()
74 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa()
80 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_16size_msa()
113 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_16size_msa()
140 v4i32 acc0, acc1, acc2, acc3; in temporal_filter_apply_8size_msa() local
158 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa()
195 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa()
202 LD_SW2(acc + 8, 4, acc2, acc3); in temporal_filter_apply_8size_msa()
235 ADD4(mod0_w, acc0, mod1_w, acc1, mod2_w, acc2, mod3_w, acc3, mod0_w, mod1_w, in temporal_filter_apply_8size_msa()
/external/XNNPACK/scripts/
Dgenerate-f32-dwconv2d-chw.sh16 …n -D ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc3.c
28 …D ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=1 -o src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc3.c
38 …-D ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc3.c
48 …ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=1 -o src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc3.c
59 …n -D ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc3.c
63 …n -D ROW_TILE=2 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc3.c
74 …D ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=1 -o src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc3.c
78 …D ROW_TILE=2 -D ACCUMULATORS=3 -D FMA=1 -o src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4-acc3.c
87 …-D ROW_TILE=1 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc3.c
91 …-D ROW_TILE=2 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4-acc3.c
[all …]
Dgenerate-f32-raddextexp.sh12 …exp/avx2-p5.c.in -D ELEMENTS_TILE=72 -D ACCUMULATORS=3 -o src/f32-raddextexp/gen/avx2-p5-x72-acc3.c
18 …exp/avx2-p5.c.in -D ELEMENTS_TILE=96 -D ACCUMULATORS=3 -o src/f32-raddextexp/gen/avx2-p5-x96-acc3.c
26 …c.in -D ELEMENTS_TILE=144 -D ACCUMULATORS=3 -o src/f32-raddextexp/gen/avx512f-p5-scalef-x144-acc3.c
32 …c.in -D ELEMENTS_TILE=192 -D ACCUMULATORS=3 -o src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc3.c
Dgenerate-f32-raddexpminusmax.sh12 …vx2-p5.c.in -D ELEMENTS_TILE=72 -D ACCUMULATORS=3 -o src/f32-raddexpminusmax/gen/avx2-p5-x72-acc3.c
18 …vx2-p5.c.in -D ELEMENTS_TILE=96 -D ACCUMULATORS=3 -o src/f32-raddexpminusmax/gen/avx2-p5-x96-acc3.c
26 …-D ELEMENTS_TILE=144 -D ACCUMULATORS=3 -o src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c
32 …-D ELEMENTS_TILE=192 -D ACCUMULATORS=3 -o src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c
Dgenerate-f32-raddstoreexpminusmax.sh13 … ELEMENTS_TILE=12 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc3.c
26 …NTS_TILE=12 -D ACCUMULATORS=3 -D FMA=0 -o src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc3.c
39 …EMENTS_TILE=12 -D ACCUMULATORS=3 -D FMA=1 -o src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc3.c
52 …_TILE=12 -D ACCUMULATORS=3 -D FMA=1 -o src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc3.c
66 …5.c.in -D ELEMENTS_TILE=12 -D ACCUMULATORS=3 -o src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc3.c
79 …5.c.in -D ELEMENTS_TILE=72 -D ACCUMULATORS=3 -o src/f32-raddstoreexpminusmax/gen/avx2-p5-x72-acc3.c
85 …5.c.in -D ELEMENTS_TILE=96 -D ACCUMULATORS=3 -o src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc3.c
93 …EMENTS_TILE=144 -D ACCUMULATORS=3 -o src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c
99 …EMENTS_TILE=192 -D ACCUMULATORS=3 -o src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c
108 …in -D ELEMENTS_TILE=12 -D ACCUMULATORS=3 -o src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12-acc3.c
/external/llvm/test/CodeGen/SystemZ/
Dframe-20.ll83 %acc3 = fsub double %l3, %acc2
84 %acc4 = fsub double %l4, %acc3
115 store volatile double %acc3, double *%ptr
212 %acc3 = fsub double %l3, %acc2
213 %acc4 = fsub double %l4, %acc3
243 store volatile double %acc3, double *%ptr
314 %acc3 = fsub double %l3, %acc2
315 %acc4 = fsub double %l4, %acc3
339 store volatile double %acc3, double *%ptr
399 %acc3 = fsub double %l3, %acc2
[all …]
/external/llvm-project/llvm/test/CodeGen/SystemZ/
Dframe-20.ll83 %acc3 = fsub double %l3, %acc2
84 %acc4 = fsub double %l4, %acc3
115 store volatile double %acc3, double *%ptr
212 %acc3 = fsub double %l3, %acc2
213 %acc4 = fsub double %l4, %acc3
243 store volatile double %acc3, double *%ptr
314 %acc3 = fsub double %l3, %acc2
315 %acc4 = fsub double %l4, %acc3
339 store volatile double %acc3, double *%ptr
399 %acc3 = fsub double %l3, %acc2
[all …]
/external/llvm-project/llvm/test/CodeGen/ARM/
Dacle-intrinsics-v5.ll60 %acc3 = call i32 @llvm.arm.smlatb(i32 %a, i32 %b, i32 %acc2)
61 %acc4 = call i32 @llvm.arm.smlatt(i32 %a, i32 %b, i32 %acc3)
/external/XNNPACK/
DBUILD.bazel162 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc3.c",
172 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc3.c",
180 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc3.c",
185 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc3.c",
190 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc3.c",
195 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc3.c",
770 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
780 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc3.c",
790 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
800 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc3.c",
[all …]
DAndroid.bp146 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc3.c",
156 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc3.c",
164 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc3.c",
169 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc3.c",
174 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc3.c",
179 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc3.c",
554 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc3.c",
564 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc3.c",
572 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc3.c",
577 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc3.c",
[all …]
DCMakeLists.txt288 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc3.c
298 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc3.c
306 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc3.c
311 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc3.c
316 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc3.c
321 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc3.c
694 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc3.c
704 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc3.c
712 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc3.c
717 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc3.c
[all …]
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCRegisterInfo.td421 def ACC3 : ACC<3, "acc3", [VSRp6, VSRp7]>, DwarfRegNum<[0, 0]>;
436 def UACC3 : UACC<3, "acc3", [VSRp6, VSRp7]>, DwarfRegNum<[0, 0]>;
/external/pdfium/testing/resources/
Dbug_555784.in48 … /acb7 /acb8 /acb9 /acba /acbb /acbc /acbd /acbe /acbf /acc0 /acc1 /acc2 /acc3 /acc4 /acc5 /acc6 /…
/external/llvm-project/llvm/docs/
DAMDGPUOperandSyntax.rst163 [acc2,acc3]
/external/tensorflow/tensorflow/core/grappler/optimizers/
Dconstant_folding_test.cc3433 Output acc3 = fun(s.WithOpName("acc3"), {c1, c2, z}); in TEST_F() local
3438 {acc0, acc1, acc2, acc3, acc4, acc5, acc6}); in TEST_F()
/external/google-breakpad/src/processor/testdata/symbols/overflow/B0E1FC01EF48E39CAF5C881D2DF0C3840/
Doverflow.sym3558 acc3 5 285 21