Searched refs:bits0 (Results 1 – 11 of 11) sorted by relevance
| /external/rust/crates/ryu/src/ |
| D | f2s_intrinsics.rs | 65 let bits0 = m as u64 * factor_lo as u64; in mul_shift_32() localVariable
68 let sum = (bits0 >> 32) + bits1; in mul_shift_32()
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | brw_urb.c | 253 uf.bits0.vs_fence = brw->urb.gs_start; in brw_upload_urb_fence()
254 uf.bits0.gs_fence = brw->urb.clip_start; in brw_upload_urb_fence()
255 uf.bits0.clp_fence = brw->urb.sf_start; in brw_upload_urb_fence()
|
| D | brw_structs.h | 57 } bits0; member
|
| /external/pigweed/pw_base64/ |
| D | base64.cc | 72 constexpr uint8_t Byte0(uint8_t bits0, uint8_t bits1) { in Byte0() argument
73 return (bits0 << 2) | ((bits1 & 0b110000) >> 4); in Byte0()
|
| /external/llvm-project/llvm/test/Transforms/InstCombine/ |
| D | icmp-ule-of-shl-1-by-bits-and-val-to-icmp-ne-of-lshr-val-by-bits-and-0.ll | 72 define i1 @both(i8 %bits0, i8 %bits1) {
79 %t0 = shl i8 1, %bits0
|
| D | icmp-ugt-of-shl-1-by-bits-and-val-to-icmp-eq-of-lshr-val-by-bits-and-0.ll | 72 define i1 @both(i8 %bits0, i8 %bits1) {
79 %t0 = shl i8 1, %bits0
|
| D | icmp-ult-of-not-of-shl-allones-by-bits-and-val-to-icmp-ne-of-lshr-val-by-bits-and-0.ll | 100 define i1 @both(i8 %bits0, i8 %bits1) {
107 %t0 = shl i8 -1, %bits0
|
| D | icmp-uge-of-not-of-shl-allones-by-bits-and-val-to-icmp-eq-of-lshr-val-by-bits-and-0.ll | 100 define i1 @both(i8 %bits0, i8 %bits1) {
107 %t0 = shl i8 -1, %bits0
|
| D | icmp-uge-of-add-of-shl-one-by-bits-to-allones-and-val-to-icmp-eq-of-lshr-val-by-bits-and-0.ll | 124 define i1 @both(i8 %bits0, i8 %bits1) {
135 %t0 = shl i8 1, %bits0
|
| D | icmp-ult-of-add-of-shl-one-by-bits-to-allones-and-val-to-icmp-ne-of-lshr-val-by-bits-and-0.ll | 124 define i1 @both(i8 %bits0, i8 %bits1) {
135 %t0 = shl i8 1, %bits0
|
| /external/igt-gpu-tools/assembler/ |
| D | brw_structs.h | 67 } bits0; member
|