Home
last modified time | relevance | path

Searched refs:composeSubRegIndices (Results 1 – 22 of 22) sorted by relevance

/external/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp257 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass()
266 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
DRegisterCoalescer.cpp288 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in isMoveInstr()
443 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable()
444 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable()
935 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef()
1914 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes()
2306 TRI->composeSubRegIndices(SubIdx, MO.getSubReg()))) in usesLanes()
DDetectDeadLanes.cpp181 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
DTailDuplicator.cpp386 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
DMachineInstr.cpp81 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp310 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass()
319 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
DRegisterCoalescer.cpp401 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in INITIALIZE_PASS_DEPENDENCY()
556 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable()
557 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable()
1289 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef()
2439 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes()
2874 unsigned S = TRI->composeSubRegIndices(SubIdx, MO.getSubReg()); in usesLanes()
DDetectDeadLanes.cpp178 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
DTailDuplicator.cpp434 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
DMachineOperand.cpp79 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
/external/llvm-project/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp330 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass()
339 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
DRegisterCoalescer.cpp401 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in INITIALIZE_PASS_DEPENDENCY()
558 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable()
559 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable()
1303 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef()
2466 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes()
2895 unsigned S = TRI->composeSubRegIndices(SubIdx, MO.getSubReg()); in usesLanes()
DDetectDeadLanes.cpp175 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
DTailDuplicator.cpp436 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
DMachineOperand.cpp81 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
/external/llvm/lib/Target/Hexagon/
DRDFCopy.cpp65 unsigned S = DFG.getTRI().composeSubRegIndices(DefR.Sub, I.SubIdx); in interpretAsCopy()
DRDFGraph.cpp582 return TRI.composeSubRegIndices(RA.Sub, RB.Sub) == RA.Sub; in covers()
/external/llvm/include/llvm/Target/
DTargetRegisterInfo.h554 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DTargetRegisterInfo.h570 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
/external/llvm-project/llvm/include/llvm/CodeGen/
DTargetRegisterInfo.h589 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUInstructionSelector.cpp213 unsigned ComposedSubIdx = TRI.composeSubRegIndices(MO.getSubReg(), SubIdx); in getSubOperand64()
/external/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPUInstructionSelector.cpp240 unsigned ComposedSubIdx = TRI.composeSubRegIndices(MO.getSubReg(), SubIdx); in getSubOperand64()