/external/llvm/lib/CodeGen/ |
D | TargetRegisterInfo.cpp | 257 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass() 266 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
|
D | RegisterCoalescer.cpp | 288 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in isMoveInstr() 443 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable() 444 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable() 935 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef() 1914 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes() 2306 TRI->composeSubRegIndices(SubIdx, MO.getSubReg()))) in usesLanes()
|
D | DetectDeadLanes.cpp | 181 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
|
D | TailDuplicator.cpp | 386 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
|
D | MachineInstr.cpp | 81 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | TargetRegisterInfo.cpp | 310 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass() 319 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
|
D | RegisterCoalescer.cpp | 401 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in INITIALIZE_PASS_DEPENDENCY() 556 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable() 557 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable() 1289 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef() 2439 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes() 2874 unsigned S = TRI->composeSubRegIndices(SubIdx, MO.getSubReg()); in usesLanes()
|
D | DetectDeadLanes.cpp | 178 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
|
D | TailDuplicator.cpp | 434 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
|
D | MachineOperand.cpp | 79 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
|
/external/llvm-project/llvm/lib/CodeGen/ |
D | TargetRegisterInfo.cpp | 330 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass() 339 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
|
D | RegisterCoalescer.cpp | 401 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in INITIALIZE_PASS_DEPENDENCY() 558 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable() 559 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable() 1303 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef() 2466 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes() 2895 unsigned S = TRI->composeSubRegIndices(SubIdx, MO.getSubReg()); in usesLanes()
|
D | DetectDeadLanes.cpp | 175 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
|
D | TailDuplicator.cpp | 436 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
|
D | MachineOperand.cpp | 81 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
|
/external/llvm/lib/Target/Hexagon/ |
D | RDFCopy.cpp | 65 unsigned S = DFG.getTRI().composeSubRegIndices(DefR.Sub, I.SubIdx); in interpretAsCopy()
|
D | RDFGraph.cpp | 582 return TRI.composeSubRegIndices(RA.Sub, RB.Sub) == RA.Sub; in covers()
|
/external/llvm/include/llvm/Target/ |
D | TargetRegisterInfo.h | 554 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | TargetRegisterInfo.h | 570 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
|
/external/llvm-project/llvm/include/llvm/CodeGen/ |
D | TargetRegisterInfo.h | 589 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUInstructionSelector.cpp | 213 unsigned ComposedSubIdx = TRI.composeSubRegIndices(MO.getSubReg(), SubIdx); in getSubOperand64()
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | AMDGPUInstructionSelector.cpp | 240 unsigned ComposedSubIdx = TRI.composeSubRegIndices(MO.getSubReg(), SubIdx); in getSubOperand64()
|