Home
last modified time | relevance | path

Searched refs:dcc_size (Results 1 – 9 of 9) sorted by relevance

/external/mesa3d/src/amd/common/
Dac_surface.c581 surf_level->dcc_offset = surf->dcc_size; in gfx6_compute_level()
583 surf->dcc_size = surf_level->dcc_offset + AddrDccOut->dccRamSize; in gfx6_compute_level()
634 surf->dcc_size = 0; in gfx6_compute_level()
1037 surf->dcc_size = 0; in gfx6_compute_surface()
1180 if (surf->dcc_size && config->info.levels > 1) { in gfx6_compute_surface()
1189 surf->dcc_size = align64(surf->surf_size >> 8, surf->dcc_alignment * 4); in gfx6_compute_surface()
1531 surf->dcc_size = dout.dccRamSize; in gfx9_compute_miptree()
1574 surf->dcc_size = 0; in gfx9_compute_miptree()
1576 surf->u.gfx9.display_dcc_size = surf->dcc_size; in gfx9_compute_miptree()
1600 assert(surf->u.gfx9.display_dcc_size <= surf->dcc_size); in gfx9_compute_miptree()
[all …]
Dac_surface.h237 uint32_t dcc_size; member
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_texture.c878 tex->surface.dcc_offset, tex->surface.dcc_size, tex->surface.dcc_alignment, in si_print_texture_info()
923 tex->surface.dcc_offset, tex->surface.dcc_size, tex->surface.dcc_alignment); in si_print_texture_info()
1119 tex->surface.dcc_size, DCC_CLEAR_COLOR_0000); in si_texture_create_object()
1123 tex->surface.dcc_size, DCC_UNCOMPRESSED); in si_texture_create_object()
1129 tex->surface.dcc_size, DCC_UNCOMPRESSED); in si_texture_create_object()
1148 if (size != tex->surface.dcc_size) { in si_texture_create_object()
1150 tex->surface.dcc_size - size, DCC_UNCOMPRESSED); in si_texture_create_object()
2148 !tex->surface.dcc_size || sctx->screen->debug_flags & DBG(NO_DCC) || in vi_separate_dcc_try_enable()
2180 tex->surface.dcc_size, tex->surface.dcc_alignment); in vi_separate_dcc_try_enable()
Dsi_clear.c242 clear_size = tex->surface.dcc_size; in vi_dcc_clear_level()
Dsi_compute_blit.c645 img[1].u.buf.size = tex->surface.dcc_size; in si_retile_dcc()
Dsi_blit.c1289 tex->surface.dcc_size, &clear_value, 4, in si_decompress_dcc()
/external/mesa3d/src/amd/vulkan/
Dradv_private.h1947 return image->planes[0].surface.dcc_size; in radv_image_has_dcc()
Dradv_meta_clear.c1539 size = image->planes[0].surface.dcc_size; in radv_clear_dcc()
Dradv_cmd_buffer.c6049 if (size != image->planes[0].surface.dcc_size) { in radv_initialize_dcc()
6053 image->planes[0].surface.dcc_size - size, in radv_initialize_dcc()