Home
last modified time | relevance | path

Searched refs:end_reg (Results 1 – 5 of 5) sorted by relevance

/external/llvm-project/compiler-rt/lib/builtins/
Dclear_cache.c82 const register int end_reg __asm("r1") = (int)(intptr_t)end; in __clear_cache()
87 : "r"(syscall_nr), "r"(start_reg), "r"(end_reg), "r"(flags)); in __clear_cache()
158 const register void *end_reg __asm("a1") = end; in __clear_cache()
164 : "r"(start_reg), "r"(end_reg), "r"(flags), "r"(syscall_nr)); in __clear_cache()
/external/compiler-rt/lib/builtins/
Dclear_cache.c112 const register int end_reg __asm("r1") = (int) (intptr_t) end; in __clear_cache()
116 : "r"(syscall_nr), "r"(start_reg), "r"(end_reg)); in __clear_cache()
/external/mesa3d/src/gallium/drivers/r600/sb/
Dsb_ra_coalesce.cpp509 unsigned start_reg, end_reg; in color_reg_constraint() local
512 end_reg = sh.num_nontemp_gpr(); in color_reg_constraint()
514 unsigned min_reg = end_reg; in color_reg_constraint()
528 re = end_reg; in color_reg_constraint()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.td45 int end_reg = !add(!add(start, size), -1);
47 !if(!le(end_reg, last_reg),
48 !listconcat([prefix # "[" # start # ":" # end_reg # "]"],
/external/llvm-project/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.td90 int end_reg = !add(start, size, -1);
92 !if(!le(end_reg, last_reg),
93 !listconcat([prefix # "[" # start # ":" # end_reg # "]"],