Home
last modified time | relevance | path

Searched refs:ldnf1w (Results 1 – 12 of 12) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Dldnf1w-diagnostics.s6 ldnf1w z30.s, p6/z, [x25, #-9, MUL VL] label
11 ldnf1w z29.s, p5/z, [x15, #8, MUL VL] label
16 ldnf1w z28.d, p2/z, [x28, #-9, MUL VL] label
21 ldnf1w z27.d, p1/z, [x26, #8, MUL VL] label
30 ldnf1w z12.s, p8/z, [x13, #1, MUL VL] label
35 ldnf1w z4.d, p8/z, [x11, #1, MUL VL] label
44 ldnf1w { }, p0/z, [x1, #1, MUL VL] label
49 ldnf1w { z1.s, z2.s }, p0/z, [x1, #1, MUL VL] label
54 ldnf1w { v0.2d }, p0/z, [x1, #1, MUL VL] label
64 ldnf1w { z21.d }, p5/z, [x10, #5, mul vl] label
[all …]
Dldnf1w.s10 ldnf1w z0.s, p0/z, [x0] label
16 ldnf1w z0.d, p0/z, [x0] label
22 ldnf1w { z0.s }, p0/z, [x0] label
28 ldnf1w { z0.d }, p0/z, [x0] label
34 ldnf1w { z31.s }, p7/z, [sp, #-1, mul vl] label
40 ldnf1w { z21.s }, p5/z, [x10, #5, mul vl] label
46 ldnf1w { z31.d }, p7/z, [sp, #-1, mul vl] label
52 ldnf1w { z21.d }, p5/z, [x10, #5, mul vl] label
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dsve-intrinsics-loads-nf.ll261 define <vscale x 4 x i32> @ldnf1w(<vscale x 4 x i1> %pg, i32* %a) {
262 ; CHECK-LABEL: ldnf1w:
263 ; CHECK: ldnf1w { z0.s }, p0/z, [x0]
271 ; CHECK: ldnf1w { z0.s }, p0/z, [x0, #7, mul vl]
282 ; CHECK: ldnf1w { z0.s }, p0/z, [x0]
290 ; CHECK: ldnf1w { z0.s }, p0/z, [x0, #7, mul vl]
385 ; CHECK: ldnf1w { z0.d }, p0/z, [x0]
394 ; CHECK: ldnf1w { z0.d }, p0/z, [x0, #7, mul vl]
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12527 "ldnf1d\006ldnf1h\007ldnf1sb\007ldnf1sh\007ldnf1sw\006ldnf1w\004ldnp\006"
16107 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_IMM, Convert__SVEVectorSReg1_0__SVEPredicate3bAnyReg1_1__Reg1…
16108 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_D_IMM, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Re…
16109 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_IMM, Convert__SVEVectorList1321_0__SVEPredicate3bAnyReg1_1__R…
16110 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_D_IMM, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1_…
16111 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_IMM, Convert__SVEVectorSReg1_0__SVEPredicate3bAnyReg1_1__Reg1…
16112 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_D_IMM, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Re…
16113 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_IMM, Convert__SVEVectorList1321_0__SVEPredicate3bAnyReg1_1__R…
16114 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_D_IMM, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1_…
23480 …{ 2576 /* ldnf1w */, AArch64::LDNF1W_IMM, Convert__SVEVectorSReg1_0__SVEPredicate3bAnyReg1_1__Reg1…
[all …]
DAArch64GenAsmWriter.inc22479 /* 7256 */ "ldnf1w $\xFF\x01\x20, $\xFF\x02\x07/z, [$\x03]\0"
22480 /* 7282 */ "ldnf1w $\xFF\x01\x21, $\xFF\x02\x07/z, [$\x03]\0"
DAArch64GenAsmWriter1.inc23200 /* 7248 */ "ldnf1w $\xFF\x01\x20, $\xFF\x02\x07/z, [$\x03]\0"
23201 /* 7274 */ "ldnf1w $\xFF\x01\x21, $\xFF\x02\x07/z, [$\x03]\0"
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td416 defm LDNF1W_IMM : sve_mem_cldnf_si<0b1010, "ldnf1w", Z_s, ZPR32>;
417 defm LDNF1W_D_IMM : sve_mem_cldnf_si<0b1011, "ldnf1w", Z_d, ZPR64>;
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td756 defm LDNF1W_IMM : sve_mem_cldnf_si<0b1010, "ldnf1w", Z_s, ZPR32>;
757 defm LDNF1W_D_IMM : sve_mem_cldnf_si<0b1011, "ldnf1w", Z_d, ZPR64>;
/external/vixl/test/aarch64/
Dtest-disasm-sve-aarch64.cc4613 COMPARE_PREFIX(ldnf1w(z11.VnS(), in TEST()
4617 COMPARE_PREFIX(ldnf1w(z10.VnD(), p6.Zeroing(), SVEMemOperand(x12)), in TEST()
/external/vixl/src/aarch64/
Dassembler-aarch64.h4854 void ldnf1w(const ZRegister& zt,
Dassembler-sve-aarch64.cc4912 void Assembler::ldnf1w(const ZRegister& zt, in ldnf1w() function in vixl::aarch64::Assembler
Dmacro-assembler-aarch64.h5192 ldnf1w(zt, pg, addr); in Ldnf1w()