Home
last modified time | relevance | path

Searched refs:or4 (Results 1 – 25 of 33) sorted by relevance

12

/external/llvm/test/Transforms/InstCombine/
D2012-3-15-or-xor-constant.ll9 %or4 = or i32 or (i32 zext (i1 icmp eq (i32* @g, i32* null) to i32), i32 1), %xor
10 ret i32 %or4
Dbitreverse-hang.ll30 %or4 = phi i32 [ %b.promoted, %entry ], [ %or, %for.body ]
32 %shr = lshr i32 %or4, 1
33 %or = or i32 %shr, %or4
/external/llvm-project/llvm/test/Transforms/InstCombine/
D2012-3-15-or-xor-constant.ll9 %or4 = or i32 or (i32 zext (i1 icmp eq (i32* @g, i32* null) to i32), i32 1), %xor
10 ret i32 %or4
Dbitreverse-hang.ll30 %or4 = phi i32 [ %b.promoted, %entry ], [ %or, %for.body ]
32 %shr = lshr i32 %or4, 1
33 %or = or i32 %shr, %or4
/external/llvm-project/llvm/test/Transforms/CodeGenPrepare/X86/
Dbitreverse-hang.ll30 %or4 = phi i32 [ %b.promoted, %entry ], [ %or, %for.body ]
32 %shr = lshr i32 %or4, 1
33 %or = or i32 %shr, %or4
/external/llvm/test/Transforms/CodeGenPrepare/
Dbitreverse-hang.ll30 %or4 = phi i32 [ %b.promoted, %entry ], [ %or, %for.body ]
32 %shr = lshr i32 %or4, 1
33 %or = or i32 %shr, %or4
/external/llvm-project/llvm/test/CodeGen/X86/
Dcoalescer-subreg.ll18 %or4 = trunc i16 %or3 to i8
19 store i8 %or4, i8* undef, align 1
Dpr27202.ll65 %or4 = or i64 %or, %shl
66 ret i64 %or4
Dx86-64-bittest-logic.ll74 define i64 @or4(i64 %x) {
75 ; CHECK-LABEL: or4:
/external/llvm/test/CodeGen/X86/
Dcoalescer-subreg.ll18 %or4 = trunc i16 %or3 to i8
19 store i8 %or4, i8* undef, align 1
/external/llvm-project/llvm/test/Transforms/ConstantHoisting/ARM/
Dconst-addr-no-neg-offset.ll32 %or4 = or i32 %5, 65536
33 store volatile i32 %or4, i32* inttoptr (i32 1073876996 to i32*), align 4096
71 %or4 = or i32 %5, 65536
72 store volatile i32 %or4, i32* inttoptr (i32 1073876996 to i32*), align 4096
/external/llvm/test/Transforms/ConstantHoisting/ARM/
Dconst-addr-no-neg-offset.ll28 %or4 = or i32 %5, 65536
29 store volatile i32 %or4, i32* inttoptr (i32 1073876996 to i32*), align 4096
/external/llvm-project/polly/test/Isl/Ast/
Dreduction_different_reduction_clauses.ll45 %or4 = or i32 %tmp4, %i.0
46 store i32 %or4, i32* %or, align 4
/external/llvm/test/CodeGen/PowerPC/
Dbperm.ll164 %or4 = or i64 %and, %and3
165 ret i64 %or4
185 %or4 = or i64 %and, %and3
186 ret i64 %or4
/external/llvm-project/llvm/test/CodeGen/PowerPC/
Dbperm.ll164 %or4 = or i64 %and, %and3
165 ret i64 %or4
185 %or4 = or i64 %and, %and3
186 ret i64 %or4
/external/llvm-project/llvm/test/Transforms/GVNHoist/
Dhoist-pr20242.ll40 %or4 = or i32 %4, 128
41 %conv5 = trunc i32 %or4 to i8
/external/llvm/test/Transforms/SimplifyCFG/
Dmerge-cond-stores-2.ll55 %or4 = or i32 %1, 1073741824
56 store i32 %or4, i32* %b, align 4
60 %2 = phi i32 [ %1, %if.end ], [ %or4, %if.then3 ]
/external/llvm/test/CodeGen/SystemZ/
Dor-03.ll132 %or4 = or i64 %or3, %val4
133 %or5 = or i64 %or4, %val5
Dor-01.ll167 %or4 = or i32 %or3, %val4
168 %or5 = or i32 %or4, %val5
Dfp-move-02.ll160 %or4 = or i64 %or3, %int4
161 %or5 = or i64 %or4, %int5
/external/llvm-project/llvm/test/CodeGen/SystemZ/
Dor-03.ll132 %or4 = or i64 %or3, %val4
133 %or5 = or i64 %or4, %val5
Dor-01.ll167 %or4 = or i32 %or3, %val4
168 %or5 = or i32 %or4, %val5
/external/rust/crates/memchr/src/x86/
Davx.rs216 let or4 = _mm256_or_si256(or1, or2); in memchr3() localVariable
217 let or5 = _mm256_or_si256(or3, or4); in memchr3()
447 let or4 = _mm256_or_si256(or1, or2); in memrchr3() localVariable
448 let or5 = _mm256_or_si256(or3, or4); in memrchr3()
Dsse2.rs306 let or4 = _mm_or_si128(or1, or2); in memchr3() localVariable
307 let or5 = _mm_or_si128(or3, or4); in memchr3()
537 let or4 = _mm_or_si128(or1, or2); in memrchr3() localVariable
538 let or5 = _mm_or_si128(or3, or4); in memrchr3()
/external/llvm-project/llvm/test/Transforms/SimplifyCFG/
Dmerge-cond-stores-2.ll163 %or4 = or i32 %1, 1073741824
164 store i32 %or4, i32* %b, align 4
168 %2 = phi i32 [ %1, %if.end ], [ %or4, %if.then3 ]

12