Searched refs:outputInts1 (Results 1 – 1 of 1) sorted by relevance
| /external/deqp/external/vulkancts/modules/vulkan/spirv_assembly/ |
| D | vktSpvAsmInstructionTests.cpp | 3702 vector<deInt32> outputInts1 (numElements, 0); in createSpecConstantGroup() local
3751 outputInts1[ndx] = inputInts[ndx] + 42; in createSpecConstantGroup()
3763 … 0", "%i32", "IAdd %sc_0 %sc_1", 62, -20, addScToInput, outputInts1)); in createSpecConstantGroup()
3764 … 0", "%i32", "ISub %sc_0 %sc_1", 100, 58, addScToInput, outputInts1)); in createSpecConstantGroup()
3765 … 0", "%i32", "IMul %sc_0 %sc_1", -2, -21, addScToInput, outputInts1)); in createSpecConstantGroup()
3766 …0", "%i32", "SDiv %sc_0 %sc_1", -126, -3, addScToInput, outputInts1)); in createSpecConstantGroup()
3767 …2 0", "%i32", "UDiv %sc_0 %sc_1", 126, 3, addScToInput, outputInts1)); in createSpecConstantGroup()
3770 … 0", "%i32", "UMod %sc_0 %sc_1", 342, 50, addScToInput, outputInts1)); in createSpecConstantGroup()
3771 … 0", "%i32", "BitwiseAnd %sc_0 %sc_1", 42, 63, addScToInput, outputInts1)); in createSpecConstantGroup()
3772 …2 0", "%i32", "BitwiseOr %sc_0 %sc_1", 34, 8, addScToInput, outputInts1)); in createSpecConstantGroup()
[all …]
|