Home
last modified time | relevance | path

Searched refs:phys_base (Results 1 – 7 of 7) sorted by relevance

/external/arm-trusted-firmware/plat/nvidia/tegra/drivers/memctrl/
Dmemctrl_v2.c97 void tegra_memctrl_tzdram_setup(uint64_t phys_base, uint32_t size_in_bytes) in tegra_memctrl_tzdram_setup() argument
102 plat_memctrl_tzdram_setup(phys_base, size_in_bytes); in tegra_memctrl_tzdram_setup()
111 void tegra_memctrl_tzram_setup(uint64_t phys_base, uint32_t size_in_bytes) in tegra_memctrl_tzram_setup() argument
171 static void tegra_lock_videomem_nonoverlap(uint64_t phys_base, in tegra_lock_videomem_nonoverlap() argument
192 assert((phys_base & (uint64_t)0xFFF) == 0U); in tegra_lock_videomem_nonoverlap()
193 tegra_mc_write_32(MC_VIDEO_PROTECT_CLEAR_BASE_LO, (uint32_t)phys_base); in tegra_lock_videomem_nonoverlap()
195 (uint32_t)(phys_base >> 32) & (uint32_t)MC_GSC_BASE_HI_MASK); in tegra_lock_videomem_nonoverlap()
256 static void tegra_clear_videomem_nonoverlap(uintptr_t phys_base, in tegra_clear_videomem_nonoverlap() argument
260 uintptr_t vmem_end_new = phys_base + size_in_bytes; in tegra_clear_videomem_nonoverlap()
271 if ((phys_base > vmem_end_old) || (video_mem_base > vmem_end_new)) { in tegra_clear_videomem_nonoverlap()
[all …]
Dmemctrl_v1.c84 void tegra_memctrl_tzdram_setup(uint64_t phys_base, uint32_t size_in_bytes) in tegra_memctrl_tzdram_setup() argument
92 tegra_mc_write_32(MC_SECURITY_CFG0_0, phys_base); in tegra_memctrl_tzdram_setup()
124 void tegra_memctrl_videomem_setup(uint64_t phys_base, uint32_t size_in_bytes) in tegra_memctrl_videomem_setup() argument
127 uintptr_t vmem_end_new = phys_base + size_in_bytes; in tegra_memctrl_videomem_setup()
152 if (phys_base > vmem_end_old || video_mem_base > vmem_end_new) { in tegra_memctrl_videomem_setup()
155 if (video_mem_base < phys_base) { in tegra_memctrl_videomem_setup()
156 non_overlap_area_size = phys_base - video_mem_base; in tegra_memctrl_videomem_setup()
166 tegra_mc_write_32(MC_VIDEO_PROTECT_BASE_HI, (uint32_t)(phys_base >> 32)); in tegra_memctrl_videomem_setup()
167 tegra_mc_write_32(MC_VIDEO_PROTECT_BASE_LO, (uint32_t)phys_base); in tegra_memctrl_videomem_setup()
171 video_mem_base = phys_base; in tegra_memctrl_videomem_setup()
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t194/
Dplat_memctrl.c54 void plat_memctrl_tzdram_setup(uint64_t phys_base, uint64_t size_in_bytes) in plat_memctrl_tzdram_setup() argument
57 uint32_t phys_base_lo = (uint32_t)phys_base & 0xFFF00000; in plat_memctrl_tzdram_setup()
58 uint32_t phys_base_hi = (uint32_t)(phys_base >> 32); in plat_memctrl_tzdram_setup()
/external/arm-trusted-firmware/plat/nvidia/tegra/include/drivers/
Dmemctrl.h13 void tegra_memctrl_tzdram_setup(uint64_t phys_base, uint32_t size_in_bytes);
14 void tegra_memctrl_videomem_setup(uint64_t phys_base, uint32_t size_in_bytes);
Dmemctrl_v2.h103 void plat_memctrl_tzdram_setup(uint64_t phys_base, uint64_t size_in_bytes);
/external/elfutils/tests/
Drun-readelf-vmcoreinfo.sh106 SYMBOL(phys_base)=ffffffff81a4a010
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t186/
Dplat_memctrl.c664 void plat_memctrl_tzdram_setup(uint64_t phys_base, uint64_t size_in_bytes) in plat_memctrl_tzdram_setup() argument
674 tegra_mc_write_32(MC_SECURITY_CFG0_0, (uint32_t)phys_base); in plat_memctrl_tzdram_setup()
675 tegra_mc_write_32(MC_SECURITY_CFG3_0, (uint32_t)(phys_base >> 32)); in plat_memctrl_tzdram_setup()