Searched refs:radv_minify (Results 1 – 7 of 7) sorted by relevance
/external/mesa3d/src/amd/vulkan/ |
D | radv_meta_decompress.c | 414 width = radv_minify(image->info.width, range->baseMipLevel + level); in radv_process_depth_image_layer() 415 height = radv_minify(image->info.height, range->baseMipLevel + level); in radv_process_depth_image_layer() 515 radv_minify(image->info.width, in radv_process_depth_stencil() 518 radv_minify(image->info.height, in radv_process_depth_stencil()
|
D | radv_meta_fast_clear.c | 594 width = radv_minify(image->info.width, range->baseMipLevel + level); in radv_process_color_image_layer() 595 height = radv_minify(image->info.height, range->baseMipLevel + level); in radv_process_color_image_layer() 709 width = radv_minify(image->info.width, in radv_process_color_image() 711 height = radv_minify(image->info.height, in radv_process_color_image() 859 width = radv_minify(image->info.width, in radv_decompress_dcc_compute() 861 height = radv_minify(image->info.height, in radv_decompress_dcc_compute()
|
D | radv_meta_blit.c | 313 uint32_t src_width = radv_minify(src_iview->image->info.width, src_iview->base_mip); in meta_emit_blit() 314 uint32_t src_height = radv_minify(src_iview->image->info.height, src_iview->base_mip); in meta_emit_blit() 315 uint32_t src_depth = radv_minify(src_iview->image->info.depth, src_iview->base_mip); in meta_emit_blit() 316 uint32_t dst_width = radv_minify(dest_iview->image->info.width, dest_iview->base_mip); in meta_emit_blit() 317 uint32_t dst_height = radv_minify(dest_iview->image->info.height, dest_iview->base_mip); in meta_emit_blit()
|
D | radv_image.c | 1617 <= radv_minify(image->info.depth, range->baseMipLevel)); in radv_image_view_init() 1655 .width = radv_minify(image->info.width , range->baseMipLevel), in radv_image_view_init() 1656 .height = radv_minify(image->info.height, range->baseMipLevel), in radv_image_view_init() 1657 .depth = radv_minify(image->info.depth , range->baseMipLevel), in radv_image_view_init() 1710 unsigned lvl_width = radv_minify(image->info.width , range->baseMipLevel); in radv_image_view_init() 1711 unsigned lvl_height = radv_minify(image->info.height, range->baseMipLevel); in radv_image_view_init()
|
D | radv_meta_clear.c | 2052 uint32_t width = radv_minify(image->info.width, range->baseMipLevel + level); in radv_clear_image_layer() 2053 uint32_t height = radv_minify(image->info.height, range->baseMipLevel + level); in radv_clear_image_layer() 2227 radv_minify(image->info.width, range->baseMipLevel), in radv_fast_clear_range() 2228 radv_minify(image->info.height, range->baseMipLevel), in radv_fast_clear_range() 2311 radv_minify(image->info.depth, range->baseMipLevel + l) : in radv_cmd_clear_image()
|
D | radv_meta_resolve.c | 551 .width = radv_minify(dst_image->info.width, in radv_meta_resolve_hardware_image() 553 .height = radv_minify(dst_image->info.height, in radv_meta_resolve_hardware_image()
|
D | radv_private.h | 149 radv_minify(uint32_t n, uint32_t levels) in radv_minify() function
|