/external/libcups/vcnet/regex/ |
D | regcomp.ih | 7 static void p_ere(register struct parse *p, int stop); 8 static void p_ere_exp(register struct parse *p); 9 static void p_str(register struct parse *p); 10 static void p_bre(register struct parse *p, register int end1, register int end2); 11 static int p_simp_re(register struct parse *p, int starordinary); 12 static int p_count(register struct parse *p); 13 static void p_bracket(register struct parse *p); 14 static void p_b_term(register struct parse *p, register cset *cs); 15 static void p_b_cclass(register struct parse *p, register cset *cs); 16 static void p_b_eclass(register struct parse *p, register cset *cs); [all …]
|
/external/gemmlowp/meta/generators/ |
D | transform_kernels_common.py | 20 register = registers.QuadRegister(min_register) 21 emitter.EmitVDup(size, register, value) 22 return register 27 register = registers.QuadRegister(min_register) 30 emitter.EmitVDup(size, register, general) 32 return register 67 for register in load: 68 emitter.EmitVMax('u8', register, register, self.min) 70 for register in load: 71 emitter.EmitVMin('u8', register, register, self.max) [all …]
|
/external/llvm-project/llvm/test/CodeGen/PowerPC/ |
D | convert-rr-to-ri-p9-vector.mir | 13 - { id: 0, class: g8rc_and_g8rc_nox0, preferred-register: '' } 14 - { id: 1, class: g8rc, preferred-register: '' } 15 - { id: 2, class: gprc_and_gprc_nor0, preferred-register: '' } 16 - { id: 3, class: gprc, preferred-register: '' } 17 - { id: 4, class: g8rc, preferred-register: '' } 18 - { id: 5, class: g8rc, preferred-register: '' } 19 - { id: 6, class: g8rc, preferred-register: '' } 20 - { id: 7, class: vssrc, preferred-register: '' } 21 - { id: 8, class: gprc, preferred-register: '' } 22 - { id: 9, class: g8rc, preferred-register: '' } [all …]
|
D | convert-rr-to-ri-instrs.mir | 1022 - { id: 0, class: g8rc, preferred-register: '' } 1023 - { id: 1, class: g8rc, preferred-register: '' } 1024 - { id: 2, class: gprc, preferred-register: '' } 1025 - { id: 3, class: gprc, preferred-register: '' } 1026 - { id: 4, class: gprc_and_gprc_nor0, preferred-register: '' } 1027 - { id: 5, class: gprc, preferred-register: '' } 1028 - { id: 6, class: g8rc, preferred-register: '' } 1081 - { id: 0, class: g8rc, preferred-register: '' } 1082 - { id: 1, class: g8rc, preferred-register: '' } 1083 - { id: 2, class: g8rc_and_g8rc_nox0, preferred-register: '' } [all …]
|
D | peephole-phi-acc.mir | 180 - { id: 0, class: uaccrc, preferred-register: '' } 181 - { id: 1, class: uaccrc, preferred-register: '' } 182 - { id: 2, class: uaccrc, preferred-register: '' } 183 - { id: 3, class: g8rc, preferred-register: '' } 184 - { id: 4, class: vrrc, preferred-register: '' } 185 - { id: 5, class: g8rc_and_g8rc_nox0, preferred-register: '' } 186 - { id: 6, class: gprc, preferred-register: '' } 187 - { id: 7, class: accrc, preferred-register: '' } 188 - { id: 8, class: crrc, preferred-register: '' } 189 - { id: 9, class: vsrc, preferred-register: '' } [all …]
|
D | phi-eliminate.mir | 46 - { id: 0, class: g8rc_and_g8rc_nox0, preferred-register: '' } 47 - { id: 1, class: gprc, preferred-register: '' } 48 - { id: 2, class: g8rc_and_g8rc_nox0, preferred-register: '' } 49 - { id: 3, class: g8rc, preferred-register: '' } 50 - { id: 4, class: gprc, preferred-register: '' } 51 - { id: 5, class: g8rc, preferred-register: '' } 52 - { id: 6, class: g8rc, preferred-register: '' } 53 - { id: 7, class: g8rc, preferred-register: '' } 54 - { id: 8, class: gprc, preferred-register: '' } 55 - { id: 9, class: gprc, preferred-register: '' } [all …]
|
D | convert-rr-to-ri-instrs-out-of-range.mir | 223 - { id: 0, class: g8rc, preferred-register: '' } 224 - { id: 1, class: gprc, preferred-register: '' } 225 - { id: 2, class: gprc, preferred-register: '' } 226 - { id: 3, class: g8rc, preferred-register: '' } 227 - { id: 4, class: gprc, preferred-register: '' } 275 - { id: 0, class: g8rc, preferred-register: '' } 276 - { id: 1, class: g8rc, preferred-register: '' } 277 - { id: 2, class: g8rc, preferred-register: '' } 323 - { id: 0, class: g8rc, preferred-register: '' } 324 - { id: 1, class: g8rc, preferred-register: '' } [all …]
|
/external/deqp-deps/glslang/Test/ |
D | hlsl.automap.frag | 1 // Test register class offsets for different resource types 3 SamplerState s1 : register(s1); 4 SamplerComparisonState s2 : register(s2); 6 Texture1D <float4> t1 : register(t1); 7 Texture2D <float4> t2 : register(t2); 8 Texture3D <float4> t3 : register(t3); 9 StructuredBuffer<float4> t4 : register(t4); 10 ByteAddressBuffer t5 : register(t5); 11 Buffer<float4> t6 : register(t6); 13 RWTexture1D <float4> u1 : register(u1); [all …]
|
D | hlsl.shift.per-set.frag | 1 // Test register class offsets for different resource types 3 SamplerState s1 : register(s1, space1); 4 SamplerComparisonState s2 : register(s2, space2); 6 Texture1D <float4> t1 : register(t1, space1); 7 Texture2D <float4> t2 : register(t2, space1); 8 Texture3D <float4> t3 : register(t1, space2); 9 Texture3D <float4> ts6 : register(t1, space6); 10 StructuredBuffer<float4> t4 : register(t1, space3); 12 ByteAddressBuffer t5 : register(t2, space3); 13 Buffer<float4> t6 : register(t3, space3); [all …]
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | regbank-reassign.mir | 9 - { id: 0, class: vgpr_32, preferred-register: '$vgpr1' } 10 - { id: 1, class: vgpr_32, preferred-register: '$vgpr5' } 26 - { id: 0, class: vgpr_32, preferred-register: '$vgpr4' } 27 - { id: 1, class: vreg_64, preferred-register: '$vgpr0_vgpr1' } 42 - { id: 0, class: vreg_64, preferred-register: '$vgpr4_vgpr5' } 43 - { id: 1, class: vreg_64, preferred-register: '$vgpr1_vgpr2' } 58 - { id: 0, class: sgpr_32, preferred-register: '$sgpr11' } 76 - { id: 0, class: sgpr_32, preferred-register: '$sgpr16' } 92 - { id: 0, class: sgpr_32, preferred-register: '$sgpr16' } 108 - { id: 0, class: sgpr_32, preferred-register: '$sgpr12' } [all …]
|
/external/llvm-project/llvm/test/CodeGen/Mips/mirparser/ |
D | target-flags-static-tls.mir | 60 - { id: 0, class: gpr32, preferred-register: '' } 61 - { id: 1, class: gpr32, preferred-register: '' } 62 - { id: 2, class: gpr32, preferred-register: '' } 63 - { id: 3, class: gpr32, preferred-register: '' } 64 - { id: 4, class: gpr32, preferred-register: '' } 65 - { id: 5, class: gpr64, preferred-register: '' } 66 - { id: 6, class: gpr32, preferred-register: '' } 67 - { id: 7, class: gpr32, preferred-register: '' } 68 - { id: 8, class: gpr32, preferred-register: '' } 69 - { id: 9, class: gpr64, preferred-register: '' } [all …]
|
D | target-flags-pic-mxgot-tls.mir | 61 - { id: 0, class: gpr32, preferred-register: '' } 62 - { id: 1, class: gpr32, preferred-register: '' } 63 - { id: 2, class: gpr32, preferred-register: '' } 64 - { id: 3, class: gpr32, preferred-register: '' } 65 - { id: 4, class: gpr32, preferred-register: '' } 66 - { id: 5, class: gpr64, preferred-register: '' } 67 - { id: 6, class: gpr64, preferred-register: '' } 68 - { id: 7, class: gpr64, preferred-register: '' } 69 - { id: 8, class: gpr64, preferred-register: '' } 70 - { id: 9, class: gpr64, preferred-register: '' } [all …]
|
/external/llvm-project/llvm/test/CodeGen/X86/GlobalISel/ |
D | select-add-v256.mir | 33 # AVX2-NEXT: - { id: 0, class: vr256, preferred-register: '' } 34 # AVX2-NEXT: - { id: 1, class: vr256, preferred-register: '' } 35 # AVX2-NEXT: - { id: 2, class: vr256, preferred-register: '' } 38 # AVX512VL-NEXT: - { id: 0, class: vr256, preferred-register: '' } 39 # AVX512VL-NEXT: - { id: 1, class: vr256, preferred-register: '' } 40 # AVX512VL-NEXT: - { id: 2, class: vr256, preferred-register: '' } 43 # AVX512BWVL-NEXT: - { id: 0, class: vr256x, preferred-register: '' } 44 # AVX512BWVL-NEXT: - { id: 1, class: vr256x, preferred-register: '' } 45 # AVX512BWVL-NEXT: - { id: 2, class: vr256x, preferred-register: '' } 73 # AVX2-NEXT: - { id: 0, class: vr256, preferred-register: '' } [all …]
|
D | select-ext.mir | 55 # X32-NEXT: - { id: 0, class: gr32_abcd, preferred-register: '' } 56 # X32-NEXT: - { id: 1, class: gr8, preferred-register: '' } 57 # X32-NEXT: - { id: 2, class: gr8, preferred-register: '' } 60 # X64-NEXT: - { id: 0, class: gr32, preferred-register: '' } 61 # X64-NEXT: - { id: 1, class: gr8, preferred-register: '' } 62 # X64-NEXT: - { id: 2, class: gr8, preferred-register: '' } 64 - { id: 0, class: gpr, preferred-register: '' } 65 - { id: 1, class: gpr, preferred-register: '' } 66 - { id: 2, class: gpr, preferred-register: '' } 91 # X32-NEXT: - { id: 0, class: gr32_abcd, preferred-register: '' } [all …]
|
D | select-copy.mir | 38 # ALL-NEXT: - { id: 0, class: gr8, preferred-register: '' } 39 # ALL-NEXT: - { id: 1, class: gr32, preferred-register: '' } 41 - { id: 0, class: gpr, preferred-register: '' } 42 - { id: 1, class: gpr, preferred-register: '' } 64 # ALL-NEXT: - { id: 0, class: gr8, preferred-register: '' } 65 # ALL-NEXT: - { id: 1, class: gr32, preferred-register: '' } 67 - { id: 0, class: gpr, preferred-register: '' } 68 - { id: 1, class: gpr, preferred-register: '' } 90 # ALL-NEXT: - { id: 0, class: gr16[[ABCD:(_abcd)?]], preferred-register: '' } 91 # X32-NEXT: - { id: 1, class: gr8_abcd_l, preferred-register: '' } [all …]
|
D | select-add-v128.mir | 35 # NOVL-NEXT: - { id: 0, class: vr128, preferred-register: '' } 36 # NOVL-NEXT: - { id: 1, class: vr128, preferred-register: '' } 37 # NOVL-NEXT: - { id: 2, class: vr128, preferred-register: '' } 40 # AVX512VL-NEXT: - { id: 0, class: vr128, preferred-register: '' } 41 # AVX512VL-NEXT: - { id: 1, class: vr128, preferred-register: '' } 42 # AVX512VL-NEXT: - { id: 2, class: vr128, preferred-register: '' } 45 # AVX512BWVL-NEXT: - { id: 0, class: vr128x, preferred-register: '' } 46 # AVX512BWVL-NEXT: - { id: 1, class: vr128x, preferred-register: '' } 47 # AVX512BWVL-NEXT: - { id: 2, class: vr128x, preferred-register: '' } 77 # NOVL-NEXT: - { id: 0, class: vr128, preferred-register: '' } [all …]
|
D | legalize-shl-scalar.mir | 15 - { id: 0, class: _, preferred-register: '' } 16 - { id: 1, class: _, preferred-register: '' } 17 - { id: 2, class: _, preferred-register: '' } 18 - { id: 3, class: _, preferred-register: '' } 19 - { id: 4, class: _, preferred-register: '' } 20 - { id: 5, class: _, preferred-register: '' } 21 - { id: 6, class: _, preferred-register: '' } 22 - { id: 7, class: _, preferred-register: '' } 23 - { id: 8, class: _, preferred-register: '' } 24 - { id: 9, class: _, preferred-register: '' } [all …]
|
D | legalize-ashr-scalar.mir | 15 - { id: 0, class: _, preferred-register: '' } 16 - { id: 1, class: _, preferred-register: '' } 17 - { id: 2, class: _, preferred-register: '' } 18 - { id: 3, class: _, preferred-register: '' } 19 - { id: 4, class: _, preferred-register: '' } 20 - { id: 5, class: _, preferred-register: '' } 21 - { id: 6, class: _, preferred-register: '' } 22 - { id: 7, class: _, preferred-register: '' } 23 - { id: 8, class: _, preferred-register: '' } 24 - { id: 9, class: _, preferred-register: '' } [all …]
|
/external/llvm-project/llvm/test/CodeGen/ARM/GlobalISel/ |
D | arm-regbankselect.mir | 112 # CHECK: - { id: 0, class: gprb, preferred-register: '' } 113 # CHECK: - { id: 1, class: gprb, preferred-register: '' } 114 # CHECK: - { id: 2, class: gprb, preferred-register: '' } 138 # CHECK: - { id: 0, class: gprb, preferred-register: '' } 139 # CHECK: - { id: 1, class: gprb, preferred-register: '' } 140 # CHECK: - { id: 2, class: gprb, preferred-register: '' } 164 # CHECK: - { id: 0, class: gprb, preferred-register: '' } 165 # CHECK: - { id: 1, class: gprb, preferred-register: '' } 166 # CHECK: - { id: 2, class: gprb, preferred-register: '' } 190 # CHECK: - { id: 0, class: gprb, preferred-register: '' } [all …]
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | domain-reassignment.mir | 59 - { id: 0, class: gr8, preferred-register: '' } 60 - { id: 1, class: gr8, preferred-register: '' } 61 - { id: 2, class: gr8, preferred-register: '' } 62 - { id: 3, class: gr32, preferred-register: '' } 63 - { id: 4, class: gr64, preferred-register: '' } 64 - { id: 5, class: vr128x, preferred-register: '' } 65 - { id: 6, class: fr32x, preferred-register: '' } 66 - { id: 7, class: fr32x, preferred-register: '' } 67 - { id: 8, class: fr32x, preferred-register: '' } 68 - { id: 9, class: fr32x, preferred-register: '' } [all …]
|
/external/llvm-project/compiler-rt/lib/sanitizer_common/ |
D | sanitizer_syscall_linux_arm.inc | 16 register u32 r8 asm("r7") = nr; 17 register u32 r0 asm("r0"); 28 register u32 r8 asm("r7") = nr; 29 register u32 r0 asm("r0") = arg1; 40 register u32 r8 asm("r7") = nr; 41 register u32 r0 asm("r0") = arg1; 42 register u32 r1 asm("r1") = arg2; 53 register u32 r8 asm("r7") = nr; 54 register u32 r0 asm("r0") = arg1; 55 register u32 r1 asm("r1") = arg2; [all …]
|
D | sanitizer_syscall_linux_aarch64.inc | 16 register u64 x8 asm("x8") = nr; 17 register u64 x0 asm("x0"); 28 register u64 x8 asm("x8") = nr; 29 register u64 x0 asm("x0") = arg1; 40 register u64 x8 asm("x8") = nr; 41 register u64 x0 asm("x0") = arg1; 42 register u64 x1 asm("x1") = arg2; 53 register u64 x8 asm("x8") = nr; 54 register u64 x0 asm("x0") = arg1; 55 register u64 x1 asm("x1") = arg2; [all …]
|
D | sanitizer_syscall_linux_riscv64.inc | 13 // About local register variables: 34 register u64 a7 asm("a7") = nr; 35 register u64 a0 asm("a0"); 45 register u64 a7 asm("a7") = nr; 46 register u64 a0 asm("a0") = arg1; 56 register u64 a7 asm("a7") = nr; 57 register u64 a0 asm("a0") = arg1; 58 register u64 a1 asm("a1") = arg2; 69 register u64 a7 asm("a7") = nr; 70 register u64 a0 asm("a0") = arg1; [all …]
|
/external/compiler-rt/lib/sanitizer_common/ |
D | sanitizer_syscall_linux_aarch64.inc | 17 register u64 x8 asm("x8") = nr; 18 register u64 x0 asm("x0"); 29 register u64 x8 asm("x8") = nr; 30 register u64 x0 asm("x0") = arg1; 41 register u64 x8 asm("x8") = nr; 42 register u64 x0 asm("x0") = arg1; 43 register u64 x1 asm("x1") = arg2; 54 register u64 x8 asm("x8") = nr; 55 register u64 x0 asm("x0") = arg1; 56 register u64 x1 asm("x1") = arg2; [all …]
|
/external/llvm-project/llvm/test/CodeGen/AArch64/ |
D | early-ifcvt-regclass-mismatch.mir | 60 - { id: 0, class: gpr32, preferred-register: '' } 61 - { id: 1, class: _, preferred-register: '' } 62 - { id: 2, class: _, preferred-register: '' } 63 - { id: 3, class: gpr, preferred-register: '' } 64 - { id: 4, class: gpr64, preferred-register: '' } 65 - { id: 5, class: fpr, preferred-register: '' } 66 - { id: 6, class: _, preferred-register: '' } 67 - { id: 7, class: gpr64, preferred-register: '' } 68 - { id: 8, class: gpr64common, preferred-register: '' } 69 - { id: 9, class: gpr64, preferred-register: '' } [all …]
|