Home
last modified time | relevance | path

Searched refs:s15 (Results 1 – 25 of 430) sorted by relevance

12345678910>>...18

/external/llvm-project/llvm/test/MC/VE/
Dsym-got.s4 lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
5 and %s15, %s15, (32)0
7 lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
11 ld %s1, (%s0, %s15)
12 # CHECK: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
13 # CHECK-NEXT: and %s15, %s15, (32)0
15 # CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
19 # CHECK-NEXT: ld %s1, (%s0, %s15)
Dsym-gotoff.s4 lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
5 and %s15, %s15, (32)0
7 lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
11 ld1b.zx %s0, (%s0, %s15)
12 # CHECK: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
13 # CHECK-NEXT: and %s15, %s15, (32)0
15 # CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
19 # CHECK-NEXT: ld1b.zx %s0, (%s0, %s15)
/external/llvm-project/llvm/test/CodeGen/VE/Scalar/
Dpic_access_static_data.ll10 ; CHECK-NEXT: st %s15, 24(, %s11)
12 ; CHECK-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
13 ; CHECK-NEXT: and %s15, %s15, (32)0
15 ; CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
19 ; CHECK-NEXT: ld1b.zx %s0, (%s0, %s15)
25 ; CHECK-NEXT: stl %s1, (%s0, %s15)
27 ; CHECK-NEXT: ld %s15, 24(, %s11)
40 ; CHECK-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
41 ; CHECK-NEXT: and %s15, %s15, (32)0
43 ; CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
[all …]
Dpic_access_data.ll10 ; CHECK-NEXT: st %s15, 24(, %s11)
12 ; CHECK-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
13 ; CHECK-NEXT: and %s15, %s15, (32)0
15 ; CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
19 ; CHECK-NEXT: ld %s1, (%s0, %s15)
25 ; CHECK-NEXT: ld %s2, (%s2, %s15)
27 ; CHECK-NEXT: ld %s0, (%s0, %s15)
33 ; CHECK-NEXT: ld %s15, 24(, %s11)
Dsymbol_relocation_tls.ll30 ; GENDYNPIC: lea %s15, (-24)
32 ; GENDYNPIC-NEXT: and %s15, %s15, (32)0
34 ; GENDYNPIC-NEXT: lea.sl %s15, (%s16, %s15)
69 ; GENDYNPIC: lea %s15, (-24)
71 ; GENDYNPIC-NEXT: and %s15, %s15, (32)0
73 ; GENDYNPIC-NEXT: lea.sl %s15, (%s16, %s15)
110 ; GENDYNPIC: lea %s15, (-24)
112 ; GENDYNPIC-NEXT: and %s15, %s15, (32)0
114 ; GENDYNPIC-NEXT: lea.sl %s15, (%s16, %s15)
154 ; GENDYNPIC: lea %s15, (-24)
[all …]
Dpic_indirect_func_call.ll8 ; CHECK-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
9 ; CHECK-NEXT: and %s15, %s15, (32)0
11 ; CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
15 ; CHECK-NEXT: ld %s0, (%s0, %s15)
19 ; CHECK-NEXT: ld %s1, (%s1, %s15)
Dtls.ll27 ; GENDYNPIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
28 ; GENDYNPIC-NEXT: and %s15, %s15, (32)0
30 ; GENDYNPIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
68 ; GENDYNPIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
69 ; GENDYNPIC-NEXT: and %s15, %s15, (32)0
71 ; GENDYNPIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
115 ; GENDYNPIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
116 ; GENDYNPIC-NEXT: and %s15, %s15, (32)0
118 ; GENDYNPIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
166 ; GENDYNPIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
[all …]
Dstackframe_call.ll46 ; PIC-NEXT: st %s15, 24(, %s11)
61 ; PIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
62 ; PIC-NEXT: and %s15, %s15, (32)0
64 ; PIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
72 ; PIC-NEXT: ld %s15, 24(, %s11)
116 ; PIC-NEXT: st %s15, 24(, %s11)
132 ; PIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
133 ; PIC-NEXT: and %s15, %s15, (32)0
135 ; PIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
144 ; PIC-NEXT: ld %s15, 24(, %s11)
[all …]
Dpic_func_call.ll6 ; CHECK-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
7 ; CHECK-NEXT: and %s15, %s15, (32)0
9 ; CHECK-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
Dstackframe_nocall.ll130 ; PIC-NEXT: st %s15, 24(, %s11)
149 ; PIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
150 ; PIC-NEXT: and %s15, %s15, (32)0
152 ; PIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
170 ; PIC-NEXT: ld %s15, 24(, %s11)
198 ; PIC-NEXT: st %s15, 24(, %s11)
200 ; PIC-NEXT: lea %s15, _GLOBAL_OFFSET_TABLE_@pc_lo(-24)
201 ; PIC-NEXT: and %s15, %s15, (32)0
203 ; PIC-NEXT: lea.sl %s15, _GLOBAL_OFFSET_TABLE_@pc_hi(%s16, %s15)
207 ; PIC-NEXT: ld %s1, (%s1, %s15)
[all …]
/external/llvm/test/CodeGen/ARM/
Dinlineasm3.ll42 tail call void asm sideeffect "flds s15, $0 \0A", "^Uv|m,~{s15}"(float 1.000000e+00) nounwind
51 call void asm sideeffect "flds s15, $0 \0A", "*^Uv,~{s15}"(float* @k.2126) nounwind
59 call void asm sideeffect "flds s15, $0 \0A", "*^Uvm,~{s15}"(float* @k.2126) nounwind
68 ; CHECK: flds s15, s0
69 %0 = tail call float asm "flds s15, $0", "=x"() nounwind
78 ; CHECK: flds s15, d0
79 %0 = tail call double asm "flds s15, $0", "=x"() nounwind
88 ; CHECK: flds s15, s0
89 %0 = tail call float asm "flds s15, $0", "=t"() nounwind
/external/llvm-project/llvm/test/CodeGen/ARM/
Dinlineasm3.ll42 tail call void asm sideeffect "flds s15, $0 \0A", "^Uv|m,~{s15}"(float 1.000000e+00) nounwind
51 call void asm sideeffect "flds s15, $0 \0A", "*^Uv,~{s15}"(float* @k.2126) nounwind
59 call void asm sideeffect "flds s15, $0 \0A", "*^Uvm,~{s15}"(float* @k.2126) nounwind
68 ; CHECK: flds s15, s0
69 %0 = tail call float asm "flds s15, $0", "=x"() nounwind
78 ; CHECK: flds s15, d0
79 %0 = tail call double asm "flds s15, $0", "=x"() nounwind
88 ; CHECK: flds s15, s0
89 %0 = tail call float asm "flds s15, $0", "=t"() nounwind
/external/selinux/mcstrans/share/examples/default/
Dsetrans.conf20 s15:c0.c1023=SystemHigh
21 s0-s15:c0.c1023=SystemLow-SystemHigh
34 s1-s15:c0.c1023=Unclassified-SystemHigh
47 s2-s15:c0.c1023=Secret-SystemHigh
49 s2:c0-s15:c0.c1023=Secret:A-SystemHigh
51 s2:c1-s15:c0.c1023=Secret:B-SystemHigh
52 s2:c0,c1-s15:c0.c1023=Secret:AB-SystemHigh
Ddefault.test2 SystemHigh==s15:c0.c1023
3 SystemLow-SystemHigh==s0-s15:c0.c1023
13 Unclassified-SystemHigh==s1-s15:c0.c1023
25 Secret-SystemHigh==s2-s15:c0.c1023
27 Secret:A-SystemHigh==s2:c0-s15:c0.c1023
29 Secret:B-SystemHigh==s2:c1-s15:c0.c1023
30 Secret:AB-SystemHigh==s2:c0,c1-s15:c0.c1023
/external/selinux/mcstrans/share/examples/include/
Ddefault.test2 SystemHigh==s15:c0.c1023
3 SystemLow-SystemHigh==s0-s15:c0.c1023
13 Unclassified-SystemHigh==s1-s15:c0.c1023
25 Secret-SystemHigh==s2-s15:c0.c1023
27 Secret:A-SystemHigh==s2:c0-s15:c0.c1023
29 Secret:B-SystemHigh==s2:c1-s15:c0.c1023
30 Secret:AB-SystemHigh==s2:c0,c1-s15:c0.c1023
/external/libvpx/libvpx/vp9/common/x86/
Dvp9_highbd_iht16x16_add_sse4.c58 s10[2], s11[2], s12[2], s13[2], s14[2], s15[2]; in highbd_iadst16_4col_sse4_1() local
73 s15); in highbd_iadst16_4col_sse4_1()
89 x7[0] = _mm_add_epi64(s7[0], s15[0]); in highbd_iadst16_4col_sse4_1()
90 x7[1] = _mm_add_epi64(s7[1], s15[1]); in highbd_iadst16_4col_sse4_1()
105 x15[0] = _mm_sub_epi64(s7[0], s15[0]); in highbd_iadst16_4col_sse4_1()
106 x15[1] = _mm_sub_epi64(s7[1], s15[1]); in highbd_iadst16_4col_sse4_1()
180 highbd_iadst_butterfly_sse4_1(x15[0], x14[0], cospi_12_64, cospi_20_64, s15, in highbd_iadst16_4col_sse4_1()
189 x11[0] = _mm_add_epi64(s11[0], s15[0]); in highbd_iadst16_4col_sse4_1()
190 x11[1] = _mm_add_epi64(s11[1], s15[1]); in highbd_iadst16_4col_sse4_1()
197 x15[0] = _mm_sub_epi64(s11[0], s15[0]); in highbd_iadst16_4col_sse4_1()
[all …]
/external/compiler-rt/lib/builtins/arm/
Dfloatsisfvfp.S22 vmov s15, r0 // move int to float register s15
23 vcvt.f32.s32 s15, s15 // convert 32-bit int in s15 to float in s15
24 vmov r0, s15 // move s15 to result register
Dfixsfsivfp.S22 vmov s15, r0 // load float register from R0
23 vcvt.s32.f32 s15, s15 // convert single to 32-bit int into s15
24 vmov r0, s15 // move s15 to result register
Dfloatunssisfvfp.S22 vmov s15, r0 // move int to float register s15
23 vcvt.f32.u32 s15, s15 // convert 32-bit int in s15 to float in s15
24 vmov r0, s15 // move s15 to result register
Dfixunssfsivfp.S23 vmov s15, r0 // load float register from R0
24 vcvt.u32.f32 s15, s15 // convert single to 32-bit unsigned into s15
25 vmov r0, s15 // move s15 to result register
/external/selinux/mcstrans/share/examples/include/setrans.d/
Dinclude-example20 s15:c0.c1023=SystemHigh
21 s0-s15:c0.c1023=SystemLow-SystemHigh
34 s1-s15:c0.c1023=Unclassified-SystemHigh
47 s2-s15:c0.c1023=Secret-SystemHigh
49 s2:c0-s15:c0.c1023=Secret:A-SystemHigh
51 s2:c1-s15:c0.c1023=Secret:B-SystemHigh
52 s2:c0,c1-s15:c0.c1023=Secret:AB-SystemHigh
/external/llvm-project/compiler-rt/lib/builtins/arm/
Dfixunssfsivfp.S26 vmov s15, r0 // load float register from R0
27 vcvt.u32.f32 s15, s15 // convert single to 32-bit unsigned into s15
28 vmov r0, s15 // move s15 to result register
Dfloatunssisfvfp.S25 vmov s15, r0 // move int to float register s15
26 vcvt.f32.u32 s15, s15 // convert 32-bit int in s15 to float in s15
27 vmov r0, s15 // move s15 to result register
Dfloatsisfvfp.S25 vmov s15, r0 // move int to float register s15
26 vcvt.f32.s32 s15, s15 // convert 32-bit int in s15 to float in s15
27 vmov r0, s15 // move s15 to result register
Dfixsfsivfp.S25 vmov s15, r0 // load float register from R0
26 vcvt.s32.f32 s15, s15 // convert single to 32-bit int into s15
27 vmov r0, s15 // move s15 to result register

12345678910>>...18