Home
last modified time | relevance | path

Searched refs:s31 (Results 1 – 25 of 308) sorted by relevance

12345678910>>...13

/external/vixl/test/aarch64/
Dtest-disasm-fp-aarch64.cc47 COMPARE(fmov(s31, -13.0f), "fmov s31, #0xaa (-13.0000)"); in TEST()
73 COMPARE(fabs(s31, s30), "fabs s31, s30"); in TEST()
77 COMPARE(fneg(s31, s30), "fneg s31, s30"); in TEST()
81 COMPARE(fsqrt(s31, s30), "fsqrt s31, s30"); in TEST()
85 COMPARE(frint32x(s31, s30), "frint32x s31, s30"); in TEST()
89 COMPARE(frint32z(s31, s30), "frint32z s31, s30"); in TEST()
93 COMPARE(frint64x(s31, s30), "frint64x s31, s30"); in TEST()
97 COMPARE(frint64z(s31, s30), "frint64z s31, s30"); in TEST()
101 COMPARE(frinta(s31, s30), "frinta s31, s30"); in TEST()
105 COMPARE(frinti(s31, s30), "frinti s31, s30"); in TEST()
[all …]
/external/llvm-project/llvm/test/tools/llvm-mca/AArch64/Exynos/
Dfloat-sqrt.s6 fsqrt s31, s31
53 # M3-NEXT: 1 18 19.00 fsqrt s31, s31
56 # M4-NEXT: 1 8 1.75 fsqrt s31, s31
59 # M5-NEXT: 1 8 1.25 fsqrt s31, s31
Dfloat-recp.s6 fmov s31, #1.00000000
7 fdiv s30, s31, s30
48 # ALL-NEXT: 1 1 0.33 fmov s31, #1.00000000
50 # M3-NEXT: 1 7 2.00 fdiv s30, s31, s30
53 # M4-NEXT: 1 7 1.50 fdiv s30, s31, s30
56 # M5-NEXT: 1 7 1.00 fdiv s30, s31, s30
Dfloat-rsqrt.s7 fmov s31, #1.00000000
8 fdiv s30, s31, s30
56 # ALL-NEXT: 1 1 0.33 fmov s31, #1.00000000
58 # M3-NEXT: 1 7 2.00 fdiv s30, s31, s30
61 # M4-NEXT: 1 7 1.50 fdiv s30, s31, s30
64 # M5-NEXT: 1 7 1.00 fdiv s30, s31, s30
/external/tensorflow/tensorflow/core/platform/
Dctstring_test.cc108 TF_TString s30, s31; in TEST() local
110 TF_TString_Init(&s31); in TEST()
147 TF_TString_Move(&s31, &s30); in TEST()
155 TF_TString_GetDataPointer(&s31)); in TEST()
157 TF_TString_GetMutableDataPointer(&s31)); in TEST()
158 EXPECT_EQ(TF_TSTR_LARGE, TF_TString_GetType(&s31)); in TEST()
159 EXPECT_EQ(s, TF_TString_GetSize(&s31)); in TEST()
160 EXPECT_LT(TF_TString_SmallCapacity, TF_TString_GetCapacity(&s31)); in TEST()
163 TF_TString_Dealloc(&s31); in TEST()
Dstringpiece_test.cc53 StringPiece s31(hola); in TEST() local
54 EXPECT_TRUE(s31.data() == hola.data()); in TEST()
55 EXPECT_EQ(8, s31.size()); in TEST()
Dtstring_test.cc80 tstring s31; in TEST() local
83 s31 = s30; in TEST()
85 EXPECT_EQ(s30, s31); in TEST()
86 EXPECT_EQ(tstring::Type::LARGE, s31.type()); in TEST()
87 EXPECT_EQ(s30.size(), s31.size()); in TEST()
91 EXPECT_EQ(s31, s32); in TEST()
159 s31.assign_as_view(s30); in TEST()
161 EXPECT_EQ(tstring::Type::VIEW, s31.type()); in TEST()
164 EXPECT_EQ(kLongString, s31.c_str()); in TEST()
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dgfx-callable-preserved-registers.ll23 ; GFX9-NEXT: v_writelane_b32 v40, s31, 3
57 ; GFX10-NEXT: v_writelane_b32 v40, s31, 3
115 ; GFX9-NEXT: v_writelane_b32 v40, s31, 2
117 ; GFX9-NEXT: ; def s31
122 ; GFX9-NEXT: s_mov_b32 s34, s31
125 ; GFX9-NEXT: s_mov_b32 s31, s34
127 ; GFX9-NEXT: ; use s31
155 ; GFX10-NEXT: v_writelane_b32 v40, s31, 2
157 ; GFX10-NEXT: ; def s31
159 ; GFX10-NEXT: s_mov_b32 s34, s31
[all …]
Dgfx-callable-argument-types.ll109 ; GFX9-NEXT: v_writelane_b32 v40, s31, 1
139 ; GFX10-NEXT: v_writelane_b32 v40, s31, 1
170 ; GFX9-NEXT: v_writelane_b32 v40, s31, 1
201 ; GFX10-NEXT: v_writelane_b32 v40, s31, 1
236 ; GFX9-NEXT: v_writelane_b32 v40, s31, 1
267 ; GFX10-NEXT: v_writelane_b32 v40, s31, 1
302 ; GFX9-NEXT: v_writelane_b32 v40, s31, 1
330 ; GFX10-NEXT: v_writelane_b32 v40, s31, 1
361 ; GFX9-NEXT: v_writelane_b32 v40, s31, 1
389 ; GFX10-NEXT: v_writelane_b32 v40, s31, 1
[all …]
Dcall-preserved-registers.ll32 ; GCN: v_writelane_b32 v40, s31, 3
115 ; GCN: s_mov_b32 s33, s31
117 ; GCN-NEXT: s_mov_b32 s31, s33
119 %s31 = call i32 asm sideeffect "; def $0", "={s31}"()
121 call void asm sideeffect "; use $0", "{s31}"(i32 %s31)
/external/llvm-project/clang/test/SemaCXX/
Dext-int.cpp268 void ImplicitCasts(_ExtInt(31) s31, _ExtInt(33) s33, int i) {
270 s31 = i;
272 s31 = s33;
274 s33 = s31;
275 i = s31;
/external/llvm-project/llvm/test/MC/ARM/
Dcde-fp-vec.s71 vcx2 p0, s0, s31, #12
102 vcx3 p0, s0, s31, s0, #1
127 vcx3 p0, s0, s0, s31, s0, #1
Dvscclrm-asm.s22 vscclrm {s31, vpr}
36 vscclrmhi {s3-s31, vpr}
Dthumbv8.1m.s1017 # CHECK-FP: vmov.f16 s31, r10 @ encoding: [0x0f,0xee,0x90,0xa9]
1018 vmov.f16 s31, r10
1032 # CHECK-FP: vmov.f16 r10, s31 @ encoding: [0x1f,0xee,0x90,0xa9]
1033 vmov.f16 r10, s31
1047 # ERROR-FP: operand must be a register in range [s0, s31]
1052 # ERROR-FP: operand must be a register in range [s0, s31]
1057 # ERROR-FP: operand must be a register in range [s0, s31]
1062 # ERROR-FP: operand must be a register in range [s0, s31]
Dmve-fp-registers.s72 vpop {s0-s31}
76 vpop.32 {s0-s31}
84 vpush {s0-s31}
88 vpush.32 {s0-s31}
/external/llvm-project/llvm/test/CodeGen/ARM/
Dcmse-clear-float-hard.ll222 …81M-NEXT: vpush {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
223 …s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31, vpr}
228 …-81M-NEXT: vpop {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
322 …-LE-NEXT: vpush {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
323 …s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31, vpr}
328 …M-LE-NEXT: vpop {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
343 …-BE-NEXT: vpush {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
344 …s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31, vpr}
349 …M-BE-NEXT: vpop {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
403 …81M-NEXT: vpush {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}
[all …]
/external/XNNPACK/src/f32-gemm/
D4x4-minmax-aarch32-vfp-ld64.S116 VMLA.F32 s31, s15, s6
136 VMLA.F32 s31, s13, s7
190 VCMPE.F32 s8, s31
194 VMOVPL.F32 s31, s8
238 VCMPE.F32 s9, s31
241 VMOVMI.F32 s31, s9
291 VMLA.F32 s31, s15, s3
/external/llvm/test/MC/AArch64/
Dneon-scalar-by-elem-saturating-mul.s9 sqdmull s31, h31, v15.h[7]
11 sqdmull d31, s31, v31.s[3]
Dneon-scalar-dup.s14 dup s31, v21.s[2]
41 mov s31, v21.s[2]
/external/capstone/suite/MC/AArch64/
Dneon-scalar-by-elem-saturating-mul.s.cs5 0xff,0xbb,0x7f,0x5f = sqdmull s31, h31, v15.h[7]
7 0xff,0xbb,0xbf,0x5f = sqdmull d31, s31, v31.s[3]
Dneon-scalar-dup.s.cs10 0xbf,0x06,0x14,0x5e = mov s31, v21.s[2]
21 0xbf,0x06,0x14,0x5e = mov s31, v21.s[2]
/external/llvm-project/llvm/test/MC/AArch64/
Dneon-scalar-by-elem-saturating-mul.s9 sqdmull s31, h31, v15.h[7]
11 sqdmull d31, s31, v31.s[3]
Dneon-scalar-dup.s14 dup s31, v21.s[2]
41 mov s31, v21.s[2]
/external/clang/test/CodeGen/
Darm-arguments.c159 struct s31 { char x; }; argument
160 void f31(struct s31 s) { } in f31()
/external/llvm-project/llvm/test/MC/Disassembler/ARM/
Dvscclrm.txt14 # CHECK: vscclrm {s31, vpr}
29 …s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31, vpr}

12345678910>>...13