/external/llvm-project/llvm/test/MC/AArch64/SVE2/ |
D | directive-arch_extension-negative.s | 15 .arch_extension sve2-sm4 16 .arch_extension nosve2-sm4
|
D | directive-cpu-negative.s | 15 .cpu generic+sve2-sm4 16 .cpu generic+nosve2-sm4
|
D | directive-arch-negative.s | 15 .arch armv8-a+sve2-sm4 16 .arch armv8-a+nosve2-sm4
|
D | directive-arch_extension.s | 11 .arch_extension sve2-sm4
|
D | directive-cpu.s | 11 .cpu generic+sve2-sm4
|
D | directive-arch.s | 11 .arch armv8-a+sve2-sm4
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/ |
D | AArch64TargetParser.def | 59 AARCH64_ARCH_EXT_NAME("sm4", AArch64::AEK_SM4, "+sm4", "-sm4") 73 AARCH64_ARCH_EXT_NAME("sve2-sm4", AArch64::AEK_SVE2SM4, "+sve2-sm4", "-sve2-sm4")
|
/external/llvm-project/llvm/include/llvm/Support/ |
D | AArch64TargetParser.def | 74 AARCH64_ARCH_EXT_NAME("sm4", AArch64::AEK_SM4, "+sm4", "-sm4") 88 AARCH64_ARCH_EXT_NAME("sve2-sm4", AArch64::AEK_SVE2SM4, "+sve2-sm4", "-sve2-sm4")
|
/external/llvm-project/llvm/test/MC/AArch64/ |
D | directive-cpu.s | 39 .cpu generic+sm4
|
D | directive-arch_extension.s | 7 .arch_extension sm4
|
/external/cpu_features/test/ |
D | cpuinfo_aarch64_test.cc | 49 EXPECT_FALSE(info.features.sm4); in TEST() 137 EXPECT_FALSE(info.features.sm4); in TEST()
|
/external/ms-tpm-20-ref/TPMCmd/tpm/include/ |
D | CryptSym.h | 51 # define IF_IMPLEMENTED_SM4(op) op(SM4, sm4)
|
D | TpmTypes.h | 1681 TPMI_SM4_KEY_BITS sm4; member 1700 TPMI_ALG_SYM_MODE sm4; member
|
/external/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
D | armv8.2a-crypto.txt | 1 # RUN: llvm-mc -triple aarch64-none-linux-gnu -mattr=+v8.4a,+crypto,+sm4,+sha3 --disassemble < %s |… 2 # RUN: llvm-mc -triple aarch64-none-linux-gnu -mattr=+v8.4a,-crypto,-sm4,-sha3 --disassemble < %s 2…
|
/external/cpu_features/include/ |
D | cpuinfo_aarch64.h | 43 int sm4 : 1; // Hardware-accelerated SM4. member
|
/external/tpm2-tss/src/tss2-mu/ |
D | tpmu-types.c | 487 TPM2_ALG_SM4, VAL, sm4, Tss2_MU_UINT16_Marshal, 492 TPM2_ALG_SM4, sm4, Tss2_MU_UINT16_Unmarshal, 498 TPM2_ALG_SM4, VAL, sm4, Tss2_MU_UINT16_Marshal, 502 TPM2_ALG_SM4, sm4, Tss2_MU_UINT16_Unmarshal,
|
/external/cpu_features/src/ |
D | cpuinfo_aarch64.c | 47 FEATURE(AARCH64_SM4, sm4, "sm4", AARCH64_HWCAP_SM4, 0) \
|
/external/eigen/bench/ |
D | sparse_product.cpp | 104 EigenSparseMatrix sm1(rows,cols), sm2(rows,cols), sm3(rows,cols), sm4(rows,cols); in main() local
|
/external/llvm-project/llvm/test/CodeGen/AArch64/ |
D | sve2-intrinsics-crypto.ll | 1 ; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve2-aes,+sve2-sha3,+sve2-sm4 -asm-verbose=0 < %s 2>%…
|
/external/tpm2-tss/include/tss2/ |
D | tss2_tpm2_types.h | 1219 TPMI_SM4_KEY_BITS sm4; /* all symmetric algorithms */ member 1228 TPMI_ALG_SYM_MODE sm4; member
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64.td | 29 "sm4", "HasSM4", "true", 112 def FeatureSVE2SM4 : SubtargetFeature<"sve2-sm4", "HasSVE2SM4", "true",
|
/external/eigen/doc/ |
D | TutorialSparse.dox | 246 sm4 = sm1 + sm2 + sm3; 249 On the other hand, there is no restriction on the target matrix sm4.
|
/external/llvm-project/llvm/lib/Target/AArch64/ |
D | AArch64.td | 29 "sm4", "HasSM4", "true", 135 def FeatureSVE2SM4 : SubtargetFeature<"sve2-sm4", "HasSVE2SM4", "true",
|
/external/ms-tpm-20-ref/TPMCmd/tpm/src/support/ |
D | Marshal.c | 3086 return TPMI_SM4_KEY_BITS_Unmarshal((TPMI_SM4_KEY_BITS *)&(target->sm4), buffer, size); in TPMU_SYM_KEY_BITS_Unmarshal() 3115 return TPMI_SM4_KEY_BITS_Marshal((TPMI_SM4_KEY_BITS *)&(source->sm4), buffer, size); in TPMU_SYM_KEY_BITS_Marshal() 3146 … return TPMI_ALG_SYM_MODE_Unmarshal((TPMI_ALG_SYM_MODE *)&(target->sm4), buffer, size, 1); in TPMU_SYM_MODE_Unmarshal() 3175 return TPMI_ALG_SYM_MODE_Marshal((TPMI_ALG_SYM_MODE *)&(source->sm4), buffer, size); in TPMU_SYM_MODE_Marshal()
|
/external/hyphenation-patterns/ga/ |
D | hyph-ga.pat.txt | 488 .sm4
|