| /external/igt-gpu-tools/assembler/ |
| D | brw_structs.h | 923 unsigned src0_abs:1; member
948 unsigned src0_abs:1; member
963 unsigned src0_abs:1; member
980 unsigned src0_abs:1; member
998 unsigned src0_abs:1; member
|
| D | gen8_instruction.h | 98 F(src0_abs, 77, 77)
|
| D | brw_disasm.c | 714 err |= control (file, "abs", _abs, inst->bits1.da3src.src0_abs, NULL); in src0_3src()
902 inst->bits2.da1.src0_abs, in src0()
913 inst->bits2.ia1.src0_abs, in src0()
930 inst->bits2.da16.src0_abs, in src0()
|
| D | gen8_disasm.c | 547 err |= control(file, "abs", m_abs, inst->bits1.da3src.src0_abs, NULL);
|
| D | brw_eu_emit.c | 273 insn->bits2.da1.src0_abs = reg.abs; in brw_set_src0()
864 insn->bits1.da3src.src0_abs = src0.abs; in brw_set_3src_src0()
|
| /external/mesa3d/src/gallium/drivers/etnaviv/ |
| D | etnaviv_disasm.c | 58 uint32_t src0_abs : 1; member
556 .abs = instr->src0_abs, in print_instr()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600InstrFormats.td | 123 bits<1> src0_abs;
130 let Word1{0} = src0_abs;
|
| D | R600Instructions.td | 97 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
102 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
139 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
145 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
|
| D | R600ExpandSpecialInstrs.cpp | 340 SetFlagInNewMI(NewMI, &MI, AMDGPU::OpName::src0_abs); in runOnMachineFunction()
|
| D | VIInstrFormats.td | 201 let Inst{53} = src0_modifiers{1}; // src0_abs
|
| D | R600InstrInfo.cpp | 1324 OPERAND_CASE(AMDGPU::OpName::src0_abs) in getSlotedOps()
1364 AMDGPU::OpName::src0_abs, in buildSlotOfVectorInstruction()
1468 FlagIndex = getOperandIdx(MI, AMDGPU::OpName::src0_abs); in getFlagOp()
|
| D | EvergreenInstructions.td | 406 let src0_abs = 0;
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | R600InstrFormats.td | 132 bits<1> src0_abs;
139 let Word1{0} = src0_abs;
|
| D | R600ExpandSpecialInstrs.cpp | 276 SetFlagInNewMI(NewMI, &MI, R600::OpName::src0_abs); in runOnMachineFunction()
|
| D | R600Instructions.td | 107 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
112 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
149 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
155 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
|
| D | R600InstrInfo.cpp | 1302 OPERAND_CASE(R600::OpName::src0_abs) in getSlotedOps()
1342 R600::OpName::src0_abs, in buildSlotOfVectorInstruction()
1442 FlagIndex = getOperandIdx(MI, R600::OpName::src0_abs); in getFlagOp()
|
| D | VOPInstructions.td | 597 let Inst{53} = !if(P.HasSrc0Mods, src0_modifiers{1}, 0); // src0_abs
|
| D | EvergreenInstructions.td | 591 let src0_abs = 0;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | R600InstrFormats.td | 132 bits<1> src0_abs;
139 let Word1{0} = src0_abs;
|
| D | R600ExpandSpecialInstrs.cpp | 276 SetFlagInNewMI(NewMI, &MI, R600::OpName::src0_abs); in runOnMachineFunction()
|
| D | R600Instructions.td | 107 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
112 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
149 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
155 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
|
| D | R600InstrInfo.cpp | 1301 OPERAND_CASE(R600::OpName::src0_abs) in getSlotedOps()
1341 R600::OpName::src0_abs, in buildSlotOfVectorInstruction()
1441 FlagIndex = getOperandIdx(MI, R600::OpName::src0_abs); in getFlagOp()
|
| D | EvergreenInstructions.td | 480 let src0_abs = 0;
|
| D | VOPInstructions.td | 587 let Inst{53} = !if(P.HasSrc0Mods, src0_modifiers{1}, 0); // src0_abs
|
| /external/mesa3d/src/intel/compiler/ |
| D | brw_inst.h | 270 F(src0_abs, /* 4+ */ 77, 77, /* 12+ */ 44, 44)
|