Home
last modified time | relevance | path

Searched refs:store16 (Results 1 – 25 of 42) sorted by relevance

12

/external/llvm-project/llvm/test/CodeGen/XCore/
Dstore.ll21 define void @store16(i16* %p, i32 %offset, i16 %val) nounwind {
23 ; CHECK-LABEL: store16:
/external/llvm/test/CodeGen/XCore/
Dstore.ll21 define void @store16(i16* %p, i32 %offset, i16 %val) nounwind {
23 ; CHECK-LABEL: store16:
/external/llvm/test/CodeGen/WebAssembly/
Dstore-trunc.ll17 ; CHECK: i32.store16 $drop=, 0($0), $1{{$}}
33 ; CHECK: i64.store16 $drop=, 0($0), $1{{$}}
Di32-load-store-alignment.ll189 ; CHECK-NEXT: i32.store16 $drop=, 0($0):p2align=0, $1{{$}}
198 ; CHECK-NEXT: i32.store16 $drop=, 0($0), $1{{$}}
207 ; CHECK-NEXT: i32.store16 $drop=, 0($0), $1{{$}}
Di64-load-store-alignment.ll259 ; CHECK-NEXT: i64.store16 $drop=, 0($0):p2align=0, $1{{$}}
269 ; CHECK-NEXT: i64.store16 $drop=, 0($0), $1{{$}}
279 ; CHECK-NEXT: i64.store16 $drop=, 0($0), $1{{$}}
Dinline-asm.ll62 ; CHECK: i32.store16 $drop=, 0($0), $1{{$}}
/external/llvm-project/llvm/test/CodeGen/WebAssembly/
Dstore-trunc.ll15 ; CHECK: i32.store16 0($0), $1{{$}}
31 ; CHECK: i64.store16 0($0), $1{{$}}
Dstore-trunc-atomic.ll15 ; CHECK: i32.atomic.store16 0($0), $1{{$}}
31 ; CHECK: i64.atomic.store16 0($0), $1{{$}}
Dsimd-illegal-signext.ll14 ; CHECK-NEXT: i32.store16
Di32-load-store-alignment.ll189 ; CHECK-NEXT: i32.store16 0($0):p2align=0, $1{{$}}
198 ; CHECK-NEXT: i32.store16 0($0), $1{{$}}
207 ; CHECK-NEXT: i32.store16 0($0), $1{{$}}
Dpr47375.ll30 ; CHECK-NEXT: i32.store16 0
Dsimd-load-lane-offset.ll18 declare void @llvm.wasm.store16.lane(i16*, <8 x i16>, i32)
388 tail call void @llvm.wasm.store16.lane(i16* %p, <8 x i16> %v, i32 0)
405 tail call void @llvm.wasm.store16.lane(i16* %s, <8 x i16> %v, i32 0)
420 tail call void @llvm.wasm.store16.lane(i16* %s, <8 x i16> %v, i32 0)
435 tail call void @llvm.wasm.store16.lane(i16* %s, <8 x i16> %v, i32 0)
452 tail call void @llvm.wasm.store16.lane(i16* %s, <8 x i16> %v, i32 0)
467 tail call void @llvm.wasm.store16.lane(i16* %s, <8 x i16> %v, i32 0)
480 tail call void @llvm.wasm.store16.lane(i16* %s, <8 x i16> %v, i32 0)
492 tail call void @llvm.wasm.store16.lane(i16* @gv_i16, <8 x i16> %v, i32 0)
Di64-load-store-alignment.ll254 ; CHECK-NEXT: i64.store16 0($0):p2align=0, $1{{$}}
264 ; CHECK-NEXT: i64.store16 0($0), $1{{$}}
274 ; CHECK-NEXT: i64.store16 0($0), $1{{$}}
/external/llvm-project/llvm/test/MC/WebAssembly/
Datomics-encodings.s37 # CHECK: i32.atomic.store16 0 # encoding: [0xfe,0x1a,0x01,0x00]
38 i32.atomic.store16 0
41 # CHECK: i64.atomic.store16 0 # encoding: [0xfe,0x1c,0x01,0x00]
42 i64.atomic.store16 0
/external/llvm/test/Instrumentation/DataFlowSanitizer/
Dstore.ll47 define void @store16(i16 %v, i16* %p) {
48 ; NO_COMBINE_PTR_LABEL: @"dfs$store16"
60 ; COMBINE_PTR_LABEL: @"dfs$store16"
/external/llvm-project/llvm/test/Instrumentation/DataFlowSanitizer/
Dstore.ll47 define void @store16(i16 %v, i16* %p) {
48 ; NO_COMBINE_PTR_LABEL: @"dfs$store16"
60 ; COMBINE_PTR_LABEL: @"dfs$store16"
/external/llvm/test/Instrumentation/AddressSanitizer/
Dexperiment.ll97 define void @store16(i128* %p) sanitize_address {
101 ; CHECK-LABEL: define void @store16
Dexperiment-call.ll97 define void @store16(i128* %p) sanitize_address {
101 ; CHECK-LABEL: define void @store16
/external/llvm-project/llvm/test/Instrumentation/AddressSanitizer/
Dexperiment.ll98 define void @store16(i128* %p) sanitize_address {
102 ; CHECK-LABEL: define void @store16
Dexperiment-call.ll98 define void @store16(i128* %p) sanitize_address {
102 ; CHECK-LABEL: define void @store16
/external/llvm-project/clang/test/CodeGenCXX/
Datomic-inline.cpp53 void store16() { in store16() function
/external/llvm-project/llvm/test/CodeGen/AVR/
Dstore.ll10 define void @store16(i16* %x, i16 %y) {
11 ; CHECK-LABEL: store16:
/external/llvm-project/llvm/test/CodeGen/ARC/
Dldst.ll89 ; CHECK-LABEL: store16
93 define void @store16(i16 zeroext %val, i16* %bp) nounwind {
/external/llvm-project/llvm/test/CodeGen/X86/
Dmasked_compressstore.ll75 ; SSE-NEXT: LBB0_13: ## %cond.store16
142 ; AVX1-NEXT: LBB0_13: ## %cond.store16
210 ; AVX2-NEXT: LBB0_13: ## %cond.store16
334 ; SSE-NEXT: LBB1_13: ## %cond.store16
472 ; AVX1OR2-NEXT: LBB1_13: ## %cond.store16
912 ; SSE2-NEXT: LBB4_13: ## %cond.store16
984 ; SSE42-NEXT: LBB4_13: ## %cond.store16
1054 ; AVX1-NEXT: LBB4_13: ## %cond.store16
1125 ; AVX2-NEXT: LBB4_13: ## %cond.store16
1429 ; SSE2-NEXT: LBB6_13: ## %cond.store16
[all …]
/external/skia/src/opts/
DSkVM_opts.h106 STRIDE_1(Op::store16): memcpy(args[immA], &r[x].i32, 2); break; in interpret_skvm()
112 STRIDE_K(Op::store16): skvx::cast<uint16_t>(r[x].i32).store(args[immA]); break; in interpret_skvm()

12