Home
last modified time | relevance | path

Searched refs:ttmp1 (Results 1 – 17 of 17) sorted by relevance

/external/llvm-project/llvm/test/MC/Disassembler/AMDGPU/
Dmtbuf_vi.txt21 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_RESERVED_15…
24 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_INVALID,BUF…
27 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_RESERVED_15…
30 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 ; encoding: [0x00,0x80,0x0b,0xe8,0x…
33 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_INVALID] ; …
36 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_NUM_FORMAT_SNORM] ; enc…
39 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_RESERVED_15…
57 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_16_16,BUF_N…
60 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_32_32,BUF_N…
63 # VI: tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1 format:[BUF_DATA_FORMAT_10_11_11] ;…
[all …]
Dtrap_vi.txt37 # VI: s_and_b32 ttmp8, ttmp1, 0x1000000 ; encoding: [0x71,0xff,0x78,0x86,0x00,0x00,0x00,0x01]
Dtrap_gfx9.txt31 # GFX9: s_and_b32 ttmp8, ttmp1, 0x1000000 ; encoding: [0x6d,0xff,0x74,0x86,0x00,0x00,0x00,0x01]
/external/llvm-project/llvm/test/MC/AMDGPU/
Dmtbuf.s41 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], dfmt:15, nfmt:2, ttmp1
46 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], dfmt:15, ttmp1
51 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], nfmt:2, ttmp1
56 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], nfmt:2, dfmt:15, ttmp1
61 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1
66 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], dfmt:0, nfmt:0, ttmp1
71 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], dfmt:15, nfmt:7, ttmp1
76 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7], dfmt:1, nfmt:0, ttmp1
81 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7] dfmt:15 nfmt:7 ttmp1
88 tbuffer_store_format_xyzw v[1:4], off, ttmp[4:7] dfmt:-1+dfmt+1 nfmt:nfmt ttmp1
Dreg-syntax-extra.s78 buffer_store_format_xyzw v[1:4], off, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp1
83 buffer_load_ubyte v1, off, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp1
88 buffer_store_dwordx4 v[1:4], off, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp1
98 s_buffer_load_dword ttmp1, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp4
Dmubuf.s157 buffer_load_dword v1, v[2:3], ttmp[4:7], ttmp1 idxen offen offset:4 glc slc tfe
193 buffer_load_dword v1, v[2:3], ttmp[4:7], ttmp1 addr64 offset:4 glc slc tfe
229 buffer_store_dword v1, off, ttmp[4:7], ttmp1 offset:4 glc slc tfe
265 buffer_store_dword v1, v2, ttmp[4:7], ttmp1 offen offset:4 glc slc tfe
301 buffer_store_dword v1, v2, ttmp[4:7], ttmp1 idxen offset:4 glc slc tfe
337 buffer_store_dword v1, v[2:3], ttmp[4:7], ttmp1 idxen offen offset:4 glc slc tfe
373 buffer_store_dword v1, v[2:3], ttmp[4:7], ttmp1 addr64 offset:4 glc slc tfe
413 buffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1
421 buffer_load_ubyte v1, off, ttmp[4:7], ttmp1
441 buffer_load_dword v1, off, ttmp[4:7], ttmp1
[all …]
Dtrap.s65 s_and_b32 ttmp8, ttmp1, 0x01000000
Dsmrd.s158 s_buffer_load_dword ttmp1, ttmp[4:7], ttmp4
Dvop-err.s33 v_movreld_b32 v0, ttmp1
/external/llvm/test/MC/AMDGPU/
Dreg-syntax-extra.s61 buffer_store_format_xyzw v[1:4], off, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp1
65 buffer_load_ubyte v1, off, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp1
69 buffer_store_dwordx4 v[1:4], off, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp1
77 s_buffer_load_dword ttmp1, [ttmp4,ttmp5,ttmp6,ttmp7], ttmp4
Dmubuf.s157 buffer_load_dword v1, v[2:3], ttmp[4:7], ttmp1 idxen offen offset:4 glc slc tfe
193 buffer_load_dword v1, v[2:3], ttmp[4:7], ttmp1 addr64 offset:4 glc slc tfe
229 buffer_store_dword v1, off, ttmp[4:7], ttmp1 offset:4 glc slc tfe
265 buffer_store_dword v1, v2, ttmp[4:7], ttmp1 offen offset:4 glc slc tfe
301 buffer_store_dword v1, v2, ttmp[4:7], ttmp1 idxen offset:4 glc slc tfe
337 buffer_store_dword v1, v[2:3], ttmp[4:7], ttmp1 idxen offen offset:4 glc slc tfe
373 buffer_store_dword v1, v[2:3], ttmp[4:7], ttmp1 addr64 offset:4 glc slc tfe
413 buffer_store_format_xyzw v[1:4], off, ttmp[4:7], ttmp1
421 buffer_load_ubyte v1, off, ttmp[4:7], ttmp1
441 buffer_load_dword v1, off, ttmp[4:7], ttmp1
[all …]
Dtrap.s49 s_and_b32 ttmp8, ttmp1, 0x01000000
Dsmrd.s95 s_buffer_load_dword ttmp1, ttmp[4:7], ttmp4
/external/mesa3d/src/amd/vulkan/
Dradv_debug.c918 uint32_t ttmp1 = device->tma_ptr[5]; in radv_check_trap_handler() local
927 uint8_t trap_id = (ttmp1 >> 16) & 0xff; in radv_check_trap_handler()
928 uint8_t ht = (ttmp1 >> 24) & 0x1; in radv_check_trap_handler()
929 uint8_t pc_rewind = (ttmp1 >> 25) & 0xf; in radv_check_trap_handler()
930 uint64_t pc = (ttmp0 | ((ttmp1 & 0x0000ffffull) << 32)) - (pc_rewind * 4); in radv_check_trap_handler()
/external/llvm/test/MC/Disassembler/AMDGPU/
Dtrap_vi.txt37 # VI: s_and_b32 ttmp8, ttmp1, 0x1000000 ; encoding: [0x71,0xff,0x78,0x86,0x00,0x00,0x00,0x01]
/external/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.td69 def TTMP1 : SIReg <"ttmp1", 113>;
/external/mesa3d/src/amd/compiler/
Daco_ir.h390 static constexpr PhysReg ttmp1{113};