Home
last modified time | relevance | path

Searched refs:CMPXCHG16B (Results 1 – 25 of 40) sorted by relevance

12

/external/tensorflow/tensorflow/core/platform/
Dcpu_info.h83 CMPXCHG16B = 9, enumerator
Dcpu_info.cc229 case CMPXCHG16B: return cpuid->have_cmpxchg16b_; in TestFeature()
/external/mesa3d/src/gallium/drivers/swr/rasterizer/common/
Disa.hpp60 bool CMPXCHG16B(void) { return CPU_Rep.f_1_ECX_[13]; } in CMPXCHG16B() function in InstructionSet
/external/llvm-project/llvm/lib/Target/X86/
DX86SchedPredicates.td111 def IsCompareAndSwap16B : CheckOpcode<[ CMPXCHG16B, LCMPXCHG16B ]>;
DX86ScheduleAtom.td706 def : InstRW<[AtomWrite01_22], (instrs CMPXCHG16B)>;
DX86ScheduleBtVer2.td389 CMPXCHG8B, CMPXCHG16B)>;
DX86ScheduleBdVer2.td411 def : InstRW<[PdWriteCMPXCHG16B], (instrs CMPXCHG16B)>;
DX86ScheduleZnver2.td790 def : InstRW<[WriteMicrocoded], (instrs CMPXCHG16B)>;
DX86ScheduleZnver1.td781 def : InstRW<[WriteMicrocoded], (instrs CMPXCHG16B)>;
DX86SchedBroadwell.td1447 def: InstRW<[BWWriteResGroup171], (instrs CMPXCHG16B)>;
DX86SchedHaswell.td1638 def: InstRW<[HWWriteResGroup146], (instrs CMPXCHG16B)>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86SchedPredicates.td111 def IsCompareAndSwap16B : CheckOpcode<[ CMPXCHG16B, LCMPXCHG16B ]>;
DX86ScheduleAtom.td703 def : InstRW<[AtomWrite01_22], (instrs CMPXCHG16B)>;
DX86ScheduleBtVer2.td389 CMPXCHG8B, CMPXCHG16B)>;
DX86ScheduleBdVer2.td411 def : InstRW<[PdWriteCMPXCHG16B], (instrs CMPXCHG16B)>;
DX86ScheduleZnver2.td778 def : InstRW<[WriteMicrocoded], (instrs CMPXCHG16B)>;
DX86ScheduleZnver1.td778 def : InstRW<[WriteMicrocoded], (instrs CMPXCHG16B)>;
DX86SchedBroadwell.td1444 def: InstRW<[BWWriteResGroup171], (instrs CMPXCHG16B)>;
DX86SchedSkylakeClient.td1628 def: InstRW<[SKLWriteResGroup198], (instrs CMPXCHG16B)>;
DX86SchedHaswell.td1635 def: InstRW<[HWWriteResGroup146], (instrs CMPXCHG16B)>;
/external/llvm-project/llvm/include/llvm/Support/
DX86TargetParser.def153 X86_FEATURE (CMPXCHG16B, "cx16")
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenSubtargetInfo.inc6360 {DBGFIELD("CMPXCHG16B") 1, false, false, 48, 1, 32, 1, 0, 0}, // #671
7737 {DBGFIELD("CMPXCHG16B") 22, false, false, 627, 3, 22, 1, 0, 0}, // #671
9114 {DBGFIELD("CMPXCHG16B") 19, false, false, 1695, 15, 31, 1, 0, 0}, // #671
10491 {DBGFIELD("CMPXCHG16B") 16382, false, false, 0, 0, 0, 0, 0, 0}, // #671
11868 {DBGFIELD("CMPXCHG16B") 19, false, false, 1695, 15, 33, 1, 0, 0}, // #671
13245 {DBGFIELD("CMPXCHG16B") 3, false, false, 3724, 4, 5, 1, 0, 0}, // #671
14622 {DBGFIELD("CMPXCHG16B") 19, false, false, 1695, 15, 32, 1, 0, 0}, // #671
15999 {DBGFIELD("CMPXCHG16B") 2, false, false, 2375, 2, 23, 1, 0, 0}, // #671
17376 {DBGFIELD("CMPXCHG16B") 19, false, false, 1695, 15, 33, 1, 0, 0}, // #671
18753 {DBGFIELD("CMPXCHG16B") 1, false, false, 0, 0, 2, 1, 0, 0}, // #671
[all …]
/external/llvm/lib/Target/X86/
DX86SchedHaswell.td1025 // CMPXCHG16B.
1029 def : InstRW<[WriteCMPXCHG16B], (instregex "CMPXCHG16B")>;
/external/capstone/arch/X86/
DX86GenAsmWriter1_reduce.inc472 49237U, // CMPXCHG16B
2190 0U, // CMPXCHG16B
3965 // CMPXCHG16B, LCMPXCHG16B
DX86GenAsmWriter_reduce.inc472 188489U, // CMPXCHG16B
2557 // CMPXCHG16B, LCMPXCHG16B

12