Home
last modified time | relevance | path

Searched refs:addressing (Results 1 – 25 of 421) sorted by relevance

12345678910>>...17

/external/llvm-project/llvm/test/MC/SystemZ/
Dinsn-bad-z15.s24 #CHECK: error: invalid use of vector addressing
35 #CHECK: error: invalid use of vector addressing
42 #CHECK: error: invalid use of indexed addressing
103 #CHECK: error: invalid use of vector addressing
114 #CHECK: error: invalid use of vector addressing
281 #CHECK: error: invalid use of vector addressing
294 #CHECK: error: invalid use of vector addressing
305 #CHECK: error: invalid use of vector addressing
316 #CHECK: error: invalid use of vector addressing
327 #CHECK: error: invalid use of vector addressing
[all …]
Dinsn-bad.s109 #CHECK: error: invalid use of indexed addressing
259 #CHECK: error: invalid use of indexed addressing
276 #CHECK: error: invalid use of indexed addressing
331 #CHECK: error: invalid use of indexed addressing
333 #CHECK: error: invalid use of indexed addressing
363 #CHECK: error: invalid use of indexed addressing
751 #CHECK: error: invalid use of indexed addressing
761 #CHECK: error: invalid use of indexed addressing
770 #CHECK: error: invalid use of indexed addressing
780 #CHECK: error: invalid use of indexed addressing
[all …]
Dinsn-bad-z196.s876 #CHECK: error: invalid use of indexed addressing
887 #CHECK: error: invalid use of indexed addressing
898 #CHECK: error: invalid use of indexed addressing
909 #CHECK: error: invalid use of indexed addressing
920 #CHECK: error: invalid use of indexed addressing
931 #CHECK: error: invalid use of indexed addressing
942 #CHECK: error: invalid use of indexed addressing
953 #CHECK: error: invalid use of indexed addressing
964 #CHECK: error: invalid use of indexed addressing
975 #CHECK: error: invalid use of indexed addressing
[all …]
/external/llvm/test/MC/SystemZ/
Dinsn-bad-z196.s304 #CHECK: error: invalid use of indexed addressing
315 #CHECK: error: invalid use of indexed addressing
326 #CHECK: error: invalid use of indexed addressing
337 #CHECK: error: invalid use of indexed addressing
348 #CHECK: error: invalid use of indexed addressing
359 #CHECK: error: invalid use of indexed addressing
370 #CHECK: error: invalid use of indexed addressing
381 #CHECK: error: invalid use of indexed addressing
392 #CHECK: error: invalid use of indexed addressing
403 #CHECK: error: invalid use of indexed addressing
[all …]
Dinsn-bad.s86 #CHECK: error: invalid use of indexed addressing
229 #CHECK: error: invalid use of indexed addressing
544 #CHECK: error: invalid use of indexed addressing
674 #CHECK: error: invalid use of indexed addressing
716 #CHECK: error: invalid use of indexed addressing
798 #CHECK: error: invalid use of length addressing
816 #CHECK: error: invalid use of indexed addressing
818 #CHECK: error: invalid use of indexed addressing
857 #CHECK: error: invalid use of indexed addressing
977 #CHECK: error: invalid use of indexed addressing
[all …]
Dinsn-bad-z13.s13 #CHECK: error: invalid use of vector addressing
452 #CHECK: error: invalid use of vector addressing
467 #CHECK: error: invalid use of vector addressing
484 #CHECK: error: invalid use of vector addressing
515 #CHECK: error: invalid use of vector addressing
532 #CHECK: error: invalid use of vector addressing
549 #CHECK: error: invalid use of vector addressing
673 #CHECK: error: invalid use of vector addressing
684 #CHECK: error: invalid use of vector addressing
695 #CHECK: error: invalid use of vector addressing
[all …]
/external/llvm-project/llvm/test/CodeGen/MSP430/
Dinline-asm-absolute-addressing.ll3 ; Check that absolute addressing mode is represented in a way
4 ; defined in MSP430 EABI and not as indexed addressing mode form.
/external/llvm/test/Transforms/CodeGenPrepare/X86/
Dsink-addrmode.ll7 ; Can we sink single addressing mode computation to use?
26 ; Make sure sinking two copies of addressing mode into different blocks works
53 ; If we have two loads in the same block, only need one copy of addressing mode
76 ; Can we still sink addressing mode if there's a cold use of the
103 ; Negative test - don't want to duplicate addressing into hot path
154 ; Make sure sinking two copies of addressing mode into different blocks works
/external/llvm-project/llvm/test/Transforms/Inline/AArch64/
Dgep-cost.ll22 ; The gep in inner1() is reg+reg, which is a legal addressing mode for AArch64.
32 ; The gep in inner2() is reg+imm+reg, which is not a legal addressing mode for
43 ; callsite. This case is a legal addressing mode for AArch64. Thus, both the
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SchedPredicates.td34 // Check the extension type in the register offset addressing mode.
42 // Check for scaling in the register offset addressing mode.
255 // load using the post index addressing mode.
284 // store using the post index addressing mode.
305 // or store using the post index addressing mode.
310 // using the register offset addressing mode.
326 // using the register offset addressing mode.
338 // store using the register offset addressing mode.
396 // Identify a load or store using the register offset addressing mode
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SchedPredicates.td34 // Check the extension type in the register offset addressing mode.
42 // Check for scaling in the register offset addressing mode.
255 // load using the post index addressing mode.
284 // store using the post index addressing mode.
305 // or store using the post index addressing mode.
310 // using the register offset addressing mode.
326 // using the register offset addressing mode.
338 // store using the register offset addressing mode.
396 // Identify a load or store using the register offset addressing mode
/external/llvm-project/llvm/test/Analysis/CostModel/
Dno_info.ll18 %p = getelementptr i8, i8* %a, i32 %b ; NoTTI accepts reg+reg addressing.
26 ; NoTTI rejects reg+scale*reg addressing.
/external/llvm/test/Analysis/CostModel/
Dno_info.ll18 %p = getelementptr i8, i8* %a, i32 %b ; NoTTI accepts reg+reg addressing.
26 ; NoTTI rejects reg+scale*reg addressing.
/external/llvm-project/mlir/test/Dialect/SPIRV/Linking/ModuleCombiner/
Dbasic.mlir36 // expected-error @+1 {{input modules differ in addressing model and/or memory model}}
47 // expected-error @+1 {{input modules differ in addressing model and/or memory model}}
/external/llvm/test/CodeGen/X86/
D2008-12-01-loop-iv-used-outside-loop.ll2 ; The inner loop should use [reg] addressing, not [reg+reg] addressing.
Davoid_complex_am.ll2 ; Complex addressing mode are costly.
6 ; in the addressing mode.
Dlarge-gep-scale.ll5 ; correct addressing still.
/external/llvm-project/llvm/test/CodeGen/Thumb/
Daddr-modes.ll7 ; addressing modes for Thumb1 target"
9 ; The Thumb1 target addressing modes don't support scaling.
/external/llvm-project/llvm/test/CodeGen/X86/
Davoid_complex_am.ll2 ; Complex addressing mode are costly.
6 ; in the addressing mode.
D2008-12-01-loop-iv-used-outside-loop.ll3 ; The inner loop should use [reg] addressing, not [reg+reg] addressing.
Dlarge-gep-scale.ll5 ; correct addressing still.
/external/llvm-project/llvm/test/Transforms/CodeGenPrepare/X86/
Dsink-addrmode.ll9 ; Can we sink single addressing mode computation to use?
28 ; Make sure sinking two copies of addressing mode into different blocks works
55 ; If we have two loads in the same block, only need one copy of addressing mode
78 ; Can we still sink addressing mode if there's a cold use of the
105 ; Negative test - don't want to duplicate addressing into hot path
180 ; Make sure sinking two copies of addressing mode into different blocks works
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dindirect-addressing-si-pregfx9.ll5 ; Tests for indirect addressing on SI, which is implemented using dynamic
8 ; Subtest below moved from file test/CodeGen/AMDGPU/indirect-addressing-si.ll
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonInstrFormats.td14 def NoAddrMode : AddrModeType<0>; // No addressing mode
15 def Absolute : AddrModeType<1>; // Absolute addressing mode
16 def AbsoluteSet : AddrModeType<2>; // Absolute set addressing mode
20 def PostInc : AddrModeType<6>; // Post increment addressing mode
/external/llvm-project/llvm/docs/AMDGPU/
Dgfx10_saddr_flat_global.rst15 See :ref:`vaddr<amdgpu_synid10_vaddr_flat_global>` for description of available addressing modes.

12345678910>>...17