/external/strace/tests-m32/ |
D | test_printpath.c | 53 char *const eop = p + (test_max - 1); in test_printpath_at() local 54 *eop = '\0'; in test_printpath_at() 58 memmove(eop - i, eop - i_1, i_1); in test_printpath_at() 59 eop[-1] = "/.."[i_1 % 3]; in test_printpath_at() 60 if (chdir(eop - i)) in test_printpath_at() 62 printf("chdir(\"%s\") = 0\n", eop - i); in test_printpath_at()
|
/external/strace/tests/ |
D | test_printpath.c | 53 char *const eop = p + (test_max - 1); in test_printpath_at() local 54 *eop = '\0'; in test_printpath_at() 58 memmove(eop - i, eop - i_1, i_1); in test_printpath_at() 59 eop[-1] = "/.."[i_1 % 3]; in test_printpath_at() 60 if (chdir(eop - i)) in test_printpath_at() 62 printf("chdir(\"%s\") = 0\n", eop - i); in test_printpath_at()
|
/external/strace/tests-mx32/ |
D | test_printpath.c | 53 char *const eop = p + (test_max - 1); in test_printpath_at() local 54 *eop = '\0'; in test_printpath_at() 58 memmove(eop - i, eop - i_1, i_1); in test_printpath_at() 59 eop[-1] = "/.."[i_1 % 3]; in test_printpath_at() 60 if (chdir(eop - i)) in test_printpath_at() 62 printf("chdir(\"%s\") = 0\n", eop - i); in test_printpath_at()
|
/external/llvm/lib/Target/AMDGPU/ |
D | EvergreenInstructions.td | 45 i32imm:$rat_id, InstFlag:$eop), 47 #!if(has_eop, ", $eop", ""), 57 let eop = 0; 96 (ins R600_TReg32_X:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 97 "STORE_RAW $rw_gpr, $index_gpr, $eop", 103 (ins R600_Reg64:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 104 "STORE_RAW $rw_gpr.XY, $index_gpr, $eop", 110 (ins R600_Reg128:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 111 "STORE_RAW $rw_gpr.XYZW, $index_gpr, $eop", 631 let Word1{21} = eop; [all …]
|
D | CaymanInstructions.td | 77 let eop = 0; // This bit is not used on Cayman. 85 let eop = 0; // This bit is not used on Cayman.
|
D | R600InstrFormats.td | 482 bits<1> eop; 491 let Word1{21} = eop;
|
D | R600Instructions.td | 481 bits<1> eop; 495 bits<1> eop; 543 i32imm:$eop), 557 i32imm:$arraySize, i32imm:$compMask, i32imm:$inst, i32imm:$eop), 1201 let Word1{21} = eop; 1210 let Word1{21} = eop;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | EvergreenInstructions.td | 51 i32imm:$rat_id, InstFlag:$eop), (outs), 53 #!if(has_eop, ", $eop", ""), 63 let eop = 0; 68 let Constraints = "$rw_gpr = $out_gpr", eop = 0, mayStore = 1 in { 137 (ins R600_TReg32_X:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 138 "STORE_RAW $rw_gpr, $index_gpr, $eop", 144 (ins R600_Reg64:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 145 "STORE_RAW $rw_gpr.XY, $index_gpr, $eop", 151 (ins R600_Reg128:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 152 "STORE_RAW $rw_gpr.XYZW, $index_gpr, $eop", [all …]
|
D | CaymanInstructions.td | 80 let eop = 0; // This bit is not used on Cayman. 88 let eop = 0; // This bit is not used on Cayman.
|
D | R600InstrFormats.td | 491 bits<1> eop; 500 let Word1{21} = eop;
|
D | R600Instructions.td | 489 bits<1> eop; 503 bits<1> eop; 551 i32imm:$eop), 565 i32imm:$arraySize, i32imm:$compMask, i32imm:$inst, i32imm:$eop), 1285 let Word1{21} = eop; 1294 let Word1{21} = eop;
|
/external/mesa3d/src/gallium/drivers/r600/sb/ |
D | sb_bc_parser.cpp | 93 bool eop = false; in decode_shader() local 98 eop = false; in decode_shader() 99 if ((r = decode_cf(i, eop))) in decode_shader() 102 } while (!eop || (i >> 1) < max_cf); in decode_shader() 204 int bc_parser::decode_cf(unsigned &i, bool &eop) { in decode_cf() argument 244 eop = cf->bc.end_of_program || cf->bc.op == CF_OP_CF_END || in decode_cf() 789 unsigned eop = c->bc.end_of_program; in prepare_ir() local 829 c->bc.end_of_program = eop; in prepare_ir() 833 unsigned eop = c->bc.end_of_program; in prepare_ir() local 898 c->bc.end_of_program = eop; in prepare_ir()
|
D | sb_bc.h | 910 int decode_cf(unsigned &i, bool &eop);
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | EvergreenInstructions.td | 60 i32imm:$rat_id, InstFlag:$eop), (outs), 62 #!if(has_eop, ", $eop", ""), 72 let eop = 0; 77 let Constraints = "$rw_gpr = $out_gpr", eop = 0, mayStore = 1 in { 146 (ins R600_TReg32_X:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 147 "STORE_RAW $rw_gpr, $index_gpr, $eop", 153 (ins R600_Reg64:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 154 "STORE_RAW $rw_gpr.XY, $index_gpr, $eop", 160 (ins R600_Reg128:$rw_gpr, R600_TReg32_X:$index_gpr, InstFlag:$eop), 161 "STORE_RAW $rw_gpr.XYZW, $index_gpr, $eop", [all …]
|
D | CaymanInstructions.td | 81 let eop = 0; // This bit is not used on Cayman. 89 let eop = 0; // This bit is not used on Cayman.
|
D | R600InstrFormats.td | 491 bits<1> eop; 500 let Word1{21} = eop;
|
D | R600Instructions.td | 489 bits<1> eop; 503 bits<1> eop; 551 i32imm:$eop), 565 i32imm:$arraySize, i32imm:$compMask, i32imm:$inst, i32imm:$eop), 1285 let Word1{21} = eop; 1294 let Word1{21} = eop;
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | cf_end.ll | 7 define amdgpu_kernel void @eop() {
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | cf_end.ll | 7 define void @eop() {
|
/external/bcc/tests/python/ |
D | test_call1.c | 54 int eop(struct __sk_buff *skb) { in eop() function
|
/external/tremolo/Tremolo/ |
D | floor1.c | 317 if(cval==-1)goto eop; in floor1_inverse1() 325 goto eop; in floor1_inverse1() 372 eop: in floor1_inverse1()
|
D | floor0.c | 430 if(vorbis_book_decodev_set(b,lsp+j,&vd->opb,b->dim,-24)==-1)goto eop; in floor0_inverse1() 440 eop: in floor0_inverse1()
|
/external/llvm/lib/Target/Mips/ |
D | Mips16InstrFormats.td | 437 bits<5> eop; 439 let eop = _eop; 443 let Inst{15-11} = eop;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | Mips16InstrFormats.td | 436 bits<5> eop; 438 let eop = _eop; 442 let Inst{15-11} = eop;
|
/external/llvm-project/llvm/lib/Target/Mips/ |
D | Mips16InstrFormats.td | 436 bits<5> eop; 438 let eop = _eop; 442 let Inst{15-11} = eop;
|