Home
last modified time | relevance | path

Searched refs:kRegister (Results 1 – 17 of 17) sorted by relevance

/external/capstone/
DMCInst.c101 return op->Kind == kRegister; in MCOperand_isReg()
150 op->Kind = kRegister; in MCOperand_CreateReg1()
161 op->Kind = kRegister; in MCOperand_CreateReg0()
DMCInst.h33 kRegister, ///< Register operand. enumerator
/external/llvm/include/llvm/MC/
DMCInst.h36 kRegister, ///< Register operand. enumerator
56 bool isReg() const { return Kind == kRegister; } in isReg()
113 Op.Kind = kRegister; in createReg()
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/
DMCInst.h37 kRegister, ///< Register operand. enumerator
57 bool isReg() const { return Kind == kRegister; } in isReg()
117 Op.Kind = kRegister; in createReg()
/external/llvm-project/llvm/include/llvm/MC/
DMCInst.h37 kRegister, ///< Register operand. enumerator
57 bool isReg() const { return Kind == kRegister; } in isReg()
117 Op.Kind = kRegister; in createReg()
/external/vixl/src/aarch64/
Dregisters-aarch64.h83 kRegister, enumerator
185 bool IsRegister() const { return GetType() == kRegister; } in IsRegister()
199 return kRegister; in GetType()
381 case kRegister: in GetBankFor()
537 : CPURegister(code, size_in_bits, kRegister) { in VIXL_DECLARE_REGISTER_COMMON()
Doperands-aarch64.cc72 if (GetType() == CPURegister::kRegister) { in RemoveCalleeSaved()
116 return CPURegList(CPURegister::kRegister, size, 19, 29); in GetCalleeSaved()
127 CPURegList list = CPURegList(CPURegister::kRegister, size, 0, 18); in GetCallerSaved()
Doperands-aarch64.h64 ((type == CPURegister::kRegister) && (last_reg < kNumberOfRegisters)) || in CPURegList()
88 if (type == CPURegister::kRegister) {
273 if (type == CPURegister::kRegister) size = kXRegSize; in GetDefaultSizeFor()
Dmacro-assembler-aarch64.cc2532 CPURegList(CPURegister::kRegister, kXRegSize, 1, arg_count); in PrintfNoPreserve()
2877 VIXL_ASSERT(available->GetType() == CPURegister::kRegister); in Open()
2940 if (list.GetType() == CPURegister::kRegister) { in Include()
Ddisasm-aarch64.cc9854 CPURegister::RegisterType reg_type = CPURegister::kRegister; in SubstituteRegisterField()
9872 reg_type = CPURegister::kRegister; in SubstituteRegisterField()
9876 reg_type = CPURegister::kRegister; in SubstituteRegisterField()
Dmacro-assembler-aarch64.h919 CPURegister::RegisterType type = CPURegister::kRegister) {
924 CPURegister::RegisterType type = CPURegister::kRegister) {
979 CPURegister::RegisterType type = CPURegister::kRegister) {
986 CPURegister::RegisterType type = CPURegister::kRegister) {
/external/capstone/arch/TMS320C64x/
DTMS320C64xDisassembler.c429 if(op->Kind == kRegister) { in DecodeSide()
497 if(op->Kind == kRegister) { in DecodeCrosspathX1()
529 if(op->Kind == kRegister) { in DecodeCrosspathX2()
561 if(op->Kind == kRegister) { in DecodeCrosspathX3()
/external/vixl/benchmarks/aarch64/
Dbench-utils.cc253 __ StoreCPURegList(CPURegList(CPURegister::kRegister, size, store_list), in GenerateMemOperandSequence()
256 __ LoadCPURegList(CPURegList(CPURegister::kRegister, size, load_list), in GenerateMemOperandSequence()
/external/vixl/test/aarch64/
Dtest-api-aarch64.cc323 VIXL_CHECK(CPURegister(0, kWRegSize, CPURegister::kRegister).Is(w0)); in TEST()
324 VIXL_CHECK(CPURegister(1, kXRegSize, CPURegister::kRegister).Is(x1)); in TEST()
1271 expected_(GetGuardListFor(CPURegister::kRegister)), in ScratchScopeHelper()
1323 if (type == CPURegister::kRegister) list &= ~(xzr.GetBit() | sp.GetBit()); in GetPotentialListFor()
1332 case CPURegister::kRegister: in GetExpectedFor()
1359 CPURegister::kRegister); in TEST()
1395 CPURegister::kRegister); in TEST()
1431 CPURegister::kRegister); in TEST()
Dtest-utils-aarch64.cc592 if (reg_list.GetType() == CPURegister::kRegister) { in Clobber()
Dtest-assembler-sve-aarch64.cc8921 if (base_type == CPURegister::kRegister) { in Ldff1Helper()
9074 CPURegister::kRegister, in TEST_SVE()
9098 CPURegister::kRegister, in TEST_SVE()
Dtest-assembler-aarch64.cc4182 CPURegList inputs(CPURegister::kRegister, kXRegSize, 10, 18); in TEST()