/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | nor.ll | 34 ; GCN: s_nor_b64 45 ; GCN-NOT: s_nor_b64 73 ; GCN-NOT: s_nor_b64
|
/external/llvm/test/MC/AMDGPU/ |
D | sop2.s | 95 s_nor_b64 s[2:3], s[4:5], s[6:7] label
|
/external/llvm-project/llvm/test/MC/AMDGPU/ |
D | sop2.s | 131 s_nor_b64 s[2:3], s[4:5], s[6:7] label
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | sop2_vi.txt | 42 # VI: s_nor_b64 s[2:3], s[4:5], s[6:7] ; encoding: [0x04,0x06,0x82,0x8c]
|
/external/llvm-project/llvm/test/MC/Disassembler/AMDGPU/ |
D | sop2_vi.txt | 42 # VI: s_nor_b64 s[2:3], s[4:5], s[6:7] ; encoding: [0x04,0x06,0x82,0x8c]
|
D | gfx8_dasm_all.txt | 17937 # CHECK: s_nor_b64 s[10:11], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8a,0x8c] 17940 # CHECK: s_nor_b64 s[12:13], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8c,0x8c] 17943 # CHECK: s_nor_b64 s[100:101], s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe4,0x8c] 17946 # CHECK: s_nor_b64 flat_scratch, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe6,0x8c] 17949 # CHECK: s_nor_b64 vcc, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xea,0x8c] 17952 # CHECK: s_nor_b64 tba, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xec,0x8c] 17955 # CHECK: s_nor_b64 tma, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xee,0x8c] 17958 # CHECK: s_nor_b64 ttmp[10:11], s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfa,0x8c] 17961 # CHECK: s_nor_b64 exec, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfe,0x8c] 17964 # CHECK: s_nor_b64 s[10:11], s[4:5], s[4:5] ; encoding: [0x04,0x04,0x8a,0x8c] [all …]
|
D | gfx10_dasm_all.txt | 16640 # GFX10: s_nor_b64 exec, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfe,0x8d] 16643 # GFX10: s_nor_b64 s[0:1], -1, s[4:5] ; encoding: [0xc1,0x04,0x80,0x8d] 16646 # GFX10: s_nor_b64 s[0:1], -4.0, s[4:5] ; encoding: [0xf7,0x04,0x80,0x8d] 16649 # GFX10: s_nor_b64 s[0:1], 0, s[4:5] ; encoding: [0x80,0x04,0x80,0x8d] 16652 # GFX10: s_nor_b64 s[0:1], 0.5, s[4:5] ; encoding: [0xf0,0x04,0x80,0x8d] 16655 # GFX10: s_nor_b64 s[0:1], 0x3f717273, s[4:5] ; encoding: [0xff,0x04,0x80,0x8d,0x73,0x72,0x71,0x… 16658 # GFX10: s_nor_b64 s[0:1], 0xaf123456, s[4:5] ; encoding: [0xff,0x04,0x80,0x8d,0x56,0x34,0x12,0x… 16661 # GFX10: s_nor_b64 s[0:1], exec, s[4:5] ; encoding: [0x7e,0x04,0x80,0x8d] 16664 # GFX10: s_nor_b64 s[0:1], s[102:103], s[100:101] ; encoding: [0x66,0x64,0x80,0x8d] 16667 # GFX10: s_nor_b64 s[0:1], s[102:103], s[4:5] ; encoding: [0x66,0x04,0x80,0x8d] [all …]
|
D | gfx9_dasm_all.txt | 16011 # CHECK: s_nor_b64 s[10:11], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8a,0x8c] 16014 # CHECK: s_nor_b64 s[12:13], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8c,0x8c] 16017 # CHECK: s_nor_b64 s[100:101], s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe4,0x8c] 16020 # CHECK: s_nor_b64 flat_scratch, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe6,0x8c] 16023 # CHECK: s_nor_b64 vcc, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xea,0x8c] 16026 # CHECK: s_nor_b64 exec, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfe,0x8c] 16029 # CHECK: s_nor_b64 s[10:11], s[4:5], s[4:5] ; encoding: [0x04,0x04,0x8a,0x8c] 16032 # CHECK: s_nor_b64 s[10:11], s[100:101], s[4:5] ; encoding: [0x64,0x04,0x8a,0x8c] 16035 # CHECK: s_nor_b64 s[10:11], flat_scratch, s[4:5] ; encoding: [0x66,0x04,0x8a,0x8c] 16038 # CHECK: s_nor_b64 s[10:11], vcc, s[4:5] ; encoding: [0x6a,0x04,0x8a,0x8c] [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 499 def S_NOR_B64 : SOP2_64 <"s_nor_b64",
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 551 def S_NOR_B64 : SOP2_64 <"s_nor_b64",
|
/external/mesa3d/src/amd/compiler/ |
D | aco_optimizer.cpp | 2162 op2_instr->opcode = aco_opcode::s_nor_b64; in combine_salu_not_bitwise()
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 269 defm S_NOR_B64 : SOP2_64 <sop2<0x1b, 0x19>, "s_nor_b64", []>;
|
/external/llvm-project/llvm/docs/AMDGPU/ |
D | AMDGPUAsmGFX7.rst | 536 …s_nor_b64 :ref:`sdst<amdgpu_synid7_sdst64_1>`, :ref:`ssrc0<amdgpu_synid7_…
|
D | AMDGPUAsmGFX8.rst | 558 …s_nor_b64 :ref:`sdst<amdgpu_synid8_sdst64_1>`, :ref:`ssrc0<amdgpu_synid8_…
|
D | AMDGPUAsmGFX9.rst | 727 …s_nor_b64 :ref:`sdst<amdgpu_synid9_sdst64_1>`, :ref:`ssrc0<amdgpu_synid9_…
|
D | AMDGPUAsmGFX10.rst | 1205 …s_nor_b64 :ref:`sdst<amdgpu_synid10_sdst64_1>`, :ref:`ssrc0<amdgpu_synid1…
|