Searched refs:Asr (Results 1 – 5 of 5) sorted by relevance
| /art/compiler/utils/arm/ |
| D | assembler_arm_vixl.h | 103 WITH_FLAGS_DONT_CARE_RD_RN_OP(Asr);
|
| /art/compiler/optimizing/ |
| D | code_generator_vector_arm64_sve.cc | 814 __ Asr(dst.VnB(), p_reg, lhs.VnB(), value); in VisitVecShr() local
818 __ Asr(dst.VnH(), p_reg, lhs.VnH(), value); in VisitVecShr() local
821 __ Asr(dst.VnS(), p_reg, lhs.VnS(), value); in VisitVecShr() local
824 __ Asr(dst.VnD(), p_reg, lhs.VnD(), value); in VisitVecShr() local
|
| D | code_generator_arm_vixl.cc | 3945 __ Asr(HighRegisterFrom(out), LowRegisterFrom(out), 31); in VisitTypeConversion() local
4284 __ Asr(out, in, ctz_imm); in DivRemByPowerOfTwo() local
4335 __ Asr(out, dividend, 31); in DivRemByPowerOfTwo() local
4420 __ Asr(temp1, temp1, shift); in GenerateDivRemWithAnyConstant() local
4969 __ Asr(mask, in_reg, 31); in VisitAbs() local
4983 __ Asr(mask, in_reg_hi, 31); in VisitAbs() local
5245 __ Asr(out_reg, first_reg, out_reg); in HandleShift() local
5257 __ Asr(out_reg, first_reg, shift_value); in HandleShift() local
5313 __ Asr(o_h, high, o_h); in HandleShift() local
5342 __ Asr(o_l, high, shift_value - 32); in HandleShift() local
[all …]
|
| D | code_generator_arm64.cc | 2231 __ Asr(dst, lhs, shift_value); in HandleShift() local
2241 __ Asr(dst, lhs, rhs_reg); in HandleShift() local
3124 __ Asr(out, final_dividend, ctz_imm); in FOR_EACH_CONDITION_INSTRUCTION() local
3266 __ Asr(temp, temp, shift); in GenerateInt64DivRemWithAnyConstant() local
3330 __ Asr(temp.X(), temp.X(), 32 + shift); in GenerateInt32DivRemWithAnyConstant() local
|
| D | intrinsics_arm_vixl.cc | 795 __ Asr(temp3, temp3, 7u); // uncompressed ? 0xffff0000u : 0xff0000u. in GenerateStringCompareToLoop() local
|