Home
last modified time | relevance | path

Searched refs:subq (Results 1 – 12 of 12) sorted by relevance

/art/runtime/interpreter/mterp/x86_64ng/
Dmain.S308 subq $$4, %r11
312 subq $$2, %r11
318 subq $$2, %r11
328 subq $$2, %r11
368 subq %r11, %r10
427 subq MACRO_LITERAL(8), %rsp
495 subq MACRO_LITERAL(8), %rsp
929 subq MACRO_LITERAL(1), %r10
937 subq MACRO_LITERAL(1), %r10
946 subq MACRO_LITERAL(1), %r10
[all …]
/art/runtime/arch/x86_64/
Dquick_entrypoints_x86_64.S87 subq MACRO_LITERAL(8 + 16 * 8), %rsp
453 subq %rdx, %rsp // Reserve stack space for argument array.
547 subq %rdx, %rsp // Reserve stack space for argument array.
1179 subq LITERAL(8), %rsp // Alignment padding.
1559 subq LITERAL(5120), %rsp
1884 subq LITERAL(8), %rsp // Alignment padding.
1949 subq MACRO_LITERAL(12 * 8), %rsp
2033 subq LITERAL(8), %rsp // Alignment padding.
2044 subq LITERAL(8), %rsp // Alignment padding.
2106 subq %rcx, %rsp
Djni_entrypoints_x86_64.S282 subq %rsp, %rcx
Dasm_support_x86_64.S232 subq MACRO_LITERAL(RAW_VAR(frame_adjustment)), %rsp
/art/runtime/interpreter/mterp/x86_64/
Dmain.S377 subq $$FRAME_SIZE, %rsp
/art/compiler/utils/x86_64/
Dassembler_x86_64.h777 void subq(CpuRegister reg, const Immediate& imm);
778 void subq(CpuRegister dst, CpuRegister src);
779 void subq(CpuRegister dst, const Address& address);
Dassembler_x86_64_test.cc623 DriverStr(RepeatRR(&x86_64::X86_64Assembler::subq, "subq %{reg2}, %{reg1}"), "subq"); in TEST_F()
627 DriverStr(RepeatRI(&x86_64::X86_64Assembler::subq, /*imm_bytes*/ 4U, in TEST_F()
1073 DriverStr(RepeatRA(&x86_64::X86_64Assembler::subq, "subq {mem}, %{reg}"), "subq"); in TEST_F()
Djni_macro_assembler_x86_64.cc71 __ subq(CpuRegister(RSP), Immediate(rest_of_frame)); in BuildFrame() local
Dassembler_x86_64.cc4325 void X86_64Assembler::subq(CpuRegister reg, const Immediate& imm) { in subq() function in art::x86_64::X86_64Assembler
4333 void X86_64Assembler::subq(CpuRegister dst, CpuRegister src) { in subq() function in art::x86_64::X86_64Assembler
4341 void X86_64Assembler::subq(CpuRegister reg, const Address& address) { in subq() function in art::x86_64::X86_64Assembler
/art/compiler/optimizing/
Doptimizing_cfi_test_expected.inc116 // 0x00000002: subq rsp, 40
Dcode_generator_x86_64.cc2115 __ subq(CpuRegister(RSP), Immediate(adjustment)); in IncreaseFrame() local
3579 __ subq(first.AsRegister<CpuRegister>(), Immediate(static_cast<int32_t>(value))); in VisitSub() local
3581 __ subq(first.AsRegister<CpuRegister>(), second.AsRegister<CpuRegister>()); in VisitSub() local
3778 __ subq(CpuRegister(RSP), Immediate(2 * elem_size)); in GenerateRemFP() local
4034 __ subq(rdx, numerator); in GenerateDivRemWithAnyConstant() local
4056 __ subq(rax, rdx); in GenerateDivRemWithAnyConstant() local
6083 __ subq(CpuRegister(RSP), Immediate(extra_slot)); in Exchange128() local
/art/compiler/jni/
Djni_cfi_test_expected.inc288 // 0x0000000a: subq rsp, 56