Home
last modified time | relevance | path

Searched refs:D (Results 1 – 25 of 114) sorted by relevance

12345

/hardware/qcom/media/msm8974/mm-video-legacy/vidc/venc/test/
Dvenc_test.cpp83 #define D(fmt, ...) LOGE("venc_test Debug %s::%d " fmt "\n", \ macro
94 #define D(fmt, ...) fprintf(stderr, "venc_test Debug %s::%d " fmt "\n", \ macro
103 #define D(fmt, ...) macro
420 D("allocated pMem->fd = %d pvirt=0x%x, pMem->phys=0x%x, size = %d", pMem->pmem_fd, in PmemMalloc()
490 D("Going to state " # eState"..."); \ in SetState()
499 D("Now in state " # eState); \ in SetState()
629 D("Configuring H263..."); in ConfigureEncoder()
652 D("Configuring MP4/H264..."); in ConfigureEncoder()
668 D ("\n Profile = %d level = %d",profileLevel.eProfile,profileLevel.eLevel); in ConfigureEncoder()
949 D("\n Config file does not exist or could not be opened."); in ConfigureEncoder()
[all …]
/hardware/nxp/nfc/pn8x/halimpl/
Dlibnfc-nxp-PN547C2_example.conf125 A0, 0D, 06, 3E, 2D, 15, 88, 15, 00
139 NXP_CORE_CONF={ 20, 02, 2B, 0D,
Dlibnfc-nxp-PN65T_example.conf127 A0, 0D, 06, 3E, 2D, 15, 88, 15, 00
141 NXP_CORE_CONF={ 20, 02, 2B, 0D,
Dlibnfc-nxp-PN66T_example.conf144 NXP_CORE_CONF_EXTN={20, 02, 1D, 07,
150 A0, DD, 01, 2D,
/hardware/interfaces/automotive/can/1.0/default/libnl++/include/libnl++/
Dbits.h49 template <typename H, typename D>
50 constexpr D* data(H* header, size_t offset = 0) {
51 return reinterpret_cast<D*>(uintptr_t(header) + space<H>(offset));
DBuffer.h89 template <typename D>
90 const Buffer<D> data(size_t offset = 0) const {
91 return {impl::data<const T, const D>(mData, offset), dataEnd()};
198 template <typename D>
/hardware/qcom/media/msm8974/mm-video-v4l2/vidc/venc/test/
Dvenc_test.cpp86 #define D(fmt, ...) ALOGE("venc_test Debug %s::%d "fmt, \ macro
97 #define D(fmt, ...) fprintf(stderr, "venc_test Debug %s::%d "fmt"\n", \ macro
106 #define D(fmt, ...) macro
458 D("allocated pMem->fd = %lu pvirt=0x%p, pMem->phys=0x%lx, size = %d", pMem->pmem_fd, in PmemMalloc()
530 D("Going to state " # eState"..."); \ in SetState()
539 D("Now in state " # eState); \ in SetState()
664 D("Configuring H263..."); in ConfigureEncoder()
685 D("Configuring MP4/H264..."); in ConfigureEncoder()
701 D ("\n Profile = %lu level = %lu",profileLevel.eProfile,profileLevel.eLevel); in ConfigureEncoder()
965 D("\n Config file does not exist or could not be opened."); in ConfigureEncoder()
[all …]
/hardware/interfaces/tv/tuner/assets/
Dtuner_frontend_input.ts2 …������������������������������������������������GP������������������/D���������������������…
97D�� s�z���L�����g�\͂�X�0��:����;�� ��!���y�G�o�hl�<st��K�!F8p[cf��4S����*�窖�|[�w ��G����C…
132 …������������������������������������������������GP������������������/D���������������������…
144 …��)kG� �Em�}�y ��{j�Y���hg2��U��� �".Q`o��Ꮾ��AT�aU���,���醸�zd����N0������D�w��$�P���r�
166 …<��'��_���O2O�F��2��'!�����Gl�<���$���eo>�h��+�!>���~�� ��!���,��9����������>�J+���4�3¸D�
192 �b�|�o��[5���X�2��-���,�o�oC��C��B!J� D�v��~o
198 …��Q���|�a9�����}��j�q���AW�풃"9�/�{/1�N���СWw�:���o������Ud�N�U��ͪ��D�Jq�_����r����\��e$…
202 …���� ����xNc����e<fj e�3͆���>?������>��@9��<��AW���l�L�|��Usx��z�1D:���Q�@���\:�OE���…
206 [�j5`���� ��?�"�&z�ykz�T;���W �p�M�_���G�Z;э_�,Q��L��/����D�&���s����s�I�qޗ���3b�w�@…
287 `$؜|~o�z�͍1)dr4�3�y�_�����G��>j1^e1�9����x����(N�;�8�̉��!�N�ln��*0�w�8J��x�D����
/hardware/interfaces/neuralnetworks/1.2/
Dtypes.hal206 * Performs a 2-D average pooling operation.
232 * * 0: A 4-D tensor, of shape [batches, height, width, depth], specifying
259 * * 0: A 4-D tensor, of shape [batches, height, width, depth], specifying
281 * * 0: The output 4-D tensor, of shape
323 * Performs a 2-D convolution operation.
325 * The CONV_2D op sweeps a 2-D filter that can mix channels together over a
368 * * 0: A 4-D tensor, of shape [batches, height, width, depth_in],
371 * * 1: A 4-D tensor, of shape
377 * * 2: A 1-D tensor, of shape [depth_out], specifying the bias. For input
417 * * 0: A 4-D tensor, of shape [batches, height, width, depth_in],
[all …]
/hardware/qcom/gps/msm8996/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/gps/msm8994/loc_api/libloc_api-rpc/inc/
Ddebug.h32 #define D PRINT macro
34 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/msm8084/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/msm8084/loc_api/libloc_api-rpc/inc/
Ddebug.h32 #define D PRINT macro
34 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/msm8909/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/gps/msm8084/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/msm8996/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/msm8994/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/loc_api/libloc_api-rpc/inc/
Ddebug.h32 #define D PRINT macro
34 #define D(x...) do { } while(0) macro
/hardware/qcom/gps/msm8994/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/qcom/gps/loc_api/libloc_api-rpc/inc/
Ddebug.h32 #define D PRINT macro
34 #define D(x...) do { } while(0) macro
/hardware/qcom/sdm845/gps/msm8994/loc_api/libloc_api-rpc/inc/
Ddebug.h32 #define D PRINT macro
34 #define D(x...) do { } while(0) macro
/hardware/qcom/gps/loc_api/libloc_api-rpc-50001/libloc_api-rpc-glue/rpc_inc/
Ddebug.h44 #define D PRINT macro
46 #define D(x...) do { } while(0) macro
/hardware/interfaces/neuralnetworks/1.3/
Dtypes.hal149 * Performs a 2-D average pooling operation.
176 * * 0: A 4-D tensor, of shape [batches, height, width, depth], specifying
203 * * 0: A 4-D tensor, of shape [batches, height, width, depth], specifying
225 * * 0: The output 4-D tensor, of shape
274 * Performs a 2-D convolution operation.
276 * The CONV_2D op sweeps a 2-D filter that can mix channels together over a
332 * * 0: A 4-D tensor, of shape [batches, height, width, depth_in],
335 * * 1: A 4-D tensor, of shape
341 * * 2: A 1-D tensor, of shape [depth_out], specifying the bias. For input
382 * * 0: A 4-D tensor, of shape [batches, height, width, depth_in],
[all …]
/hardware/interfaces/neuralnetworks/1.0/
Dtypes.hal125 * Performs a 2-D average pooling operation.
147 * * 0: A 4-D tensor, of shape [batches, height, width, depth], specifying
170 * * 0: A 4-D tensor, of shape [batches, height, width, depth], specifying
188 * * 0: The output 4-D tensor, of shape
225 * Performs a 2-D convolution operation.
227 * The CONV_2D op sweeps a 2-D filter that can mix channels together over a
257 * * 0: A 4-D tensor, of shape [batches, height, width, depth_in],
259 * * 1: A 4-D tensor, of shape
262 * * 2: A 1-D tensor, of shape [depth_out], specifying the bias. For input
285 * * 0: A 4-D tensor, of shape [batches, height, width, depth_in],
[all …]

12345