Searched refs:RBP (Results 1 – 7 of 7) sorted by relevance
/art/runtime/arch/x86_64/ |
D | registers_x86_64.h | 33 RBP = 5, enumerator
|
D | callee_save_frame_x86_64.h | 35 (1 << art::x86_64::RBX) | (1 << art::x86_64::RBP) | (1 << art::x86_64::R12) |
|
/art/compiler/jni/quick/x86_64/ |
D | calling_convention_x86_64.cc | 42 X86_64ManagedRegister::FromCpuRegister(RBP), 84 X86_64ManagedRegister::FromCpuRegister(RBP),
|
/art/compiler/utils/x86_64/ |
D | assembler_x86_64.h | 118 return (rm() == RBP || (rm() == RSP && base() == RBP)) ? disp32() : 0; in disp() 229 if (disp == 0 && base_in.LowBits() != RBP) { in Init() 252 SetSIB(scale_in, index_in, CpuRegister(RBP)); in Address() 258 if (disp == 0 && base_in.LowBits() != RBP) { in Address() 277 result.SetSIB(TIMES_1, CpuRegister(RSP), CpuRegister(RBP)); 282 result.SetModRM(0, CpuRegister(RBP)); 293 result.SetModRM(0, CpuRegister(RBP)); in RIP() 309 const bool rbp = RBP == (sib ? addr.base() : addr.rm()); in displace()
|
D | assembler_x86_64_test.cc | 211 secondary_register_names_.emplace(x86_64::CpuRegister(x86_64::RBP), "ebp"); in SetUpHelpers() 228 tertiary_register_names_.emplace(x86_64::CpuRegister(x86_64::RBP), "bp"); in SetUpHelpers() 245 quaternary_register_names_.emplace(x86_64::CpuRegister(x86_64::RBP), "bpl"); in SetUpHelpers() 274 x86_64::CpuRegister(x86_64::RBP), in GetRegisters()
|
D | assembler_x86_64.cc | 44 } else if (addr.base() == RBP) { in operator <<()
|
/art/compiler/optimizing/ |
D | code_generator_x86_64.cc | 65 static constexpr Register kCoreCalleeSaves[] = { RBX, RBP, R12, R13, R14, R15 };
|