Searched refs:funct3 (Results 1 – 2 of 2) sorted by relevance
/art/disassembler/ |
D | disassembler_riscv64.cc | 439 uint32_t funct3 = (insn32 >> 12) & 7u; in Print32BCond() local 440 const char* opcode = kOpcodes[funct3]; in Print32BCond() 451 } else if (rs1 == Zero && (funct3 == 4u || funct3 == 5u)) { in Print32BCond() 454 os_ << (funct3 == 4u ? "bgtz " : "blez ") << XRegName(rs2); in Print32BCond() 475 uint32_t funct3 = (insn32 >> 12) & 7u; in Print32Load() local 476 const char* opcode = kOpcodes[funct3]; in Print32Load() 494 uint32_t funct3 = (insn32 >> 12) & 7u; in Print32Store() local 495 const char* opcode = kOpcodes[funct3]; in Print32Store() 639 const uint32_t funct3 = (insn32 >> 12) & 7u; in Print32FLoad() local 640 const char* mnemonic = kFpMemMnemonics[funct3]; in Print32FLoad() [all …]
|
/art/compiler/utils/riscv64/ |
D | assembler_riscv64.h | 2332 void EmitI(int32_t imm12, Reg1 rs1, uint32_t funct3, Reg2 rd, uint32_t opcode) { in EmitI() argument 2335 DCHECK(IsUint<3>(funct3)); in EmitI() 2339 funct3 << 12 | static_cast<uint32_t>(rd) << 7 | opcode; in EmitI() 2351 void EmitR(uint32_t funct7, Reg1 rs2, Reg2 rs1, uint32_t funct3, Reg3 rd, uint32_t opcode) { in EmitR() argument 2355 DCHECK(IsUint<3>(funct3)); in EmitR() 2359 static_cast<uint32_t>(rs1) << 15 | funct3 << 12 | in EmitR() 2373 Reg1 rs3, uint32_t fmt, Reg2 rs2, Reg3 rs1, uint32_t funct3, Reg4 rd, uint32_t opcode) { in EmitR4() argument 2378 DCHECK(IsUint<3>(funct3)); in EmitR4() 2383 static_cast<uint32_t>(funct3) << 12 | static_cast<uint32_t>(rd) << 7 | in EmitR4() 2396 void EmitS(int32_t imm12, Reg1 rs2, Reg2 rs1, uint32_t funct3, uint32_t opcode) { in EmitS() argument [all …]
|