Home
last modified time | relevance | path

Searched refs:SimdReg (Results 1 – 5 of 5) sorted by relevance

/frameworks/libs/binary_translation/heavy_optimizer/riscv64/
Dsimd_register.h25 class SimdReg {
27 constexpr SimdReg() = default;
28 constexpr SimdReg(const SimdReg&) = default;
29 constexpr SimdReg& operator=(const SimdReg&) = default;
30 constexpr SimdReg(SimdReg&&) = default;
31 constexpr SimdReg& operator=(SimdReg&&) = default;
32 explicit constexpr SimdReg(MachineReg reg) : machine_reg_{reg} {} in SimdReg() function
Dfrontend.h46 using FpRegister = SimdReg;
411 } else if constexpr (std::is_same_v<AssemblerResType, SimdReg>) { in CallIntrinsic()
415 } else if constexpr (std::is_same_v<AssemblerResType, std::tuple<SimdReg, Register>>) { in CallIntrinsic()
417 } else if constexpr (std::is_same_v<AssemblerResType, std::tuple<SimdReg, SimdReg>>) { in CallIntrinsic()
419 } else if constexpr (std::is_same_v<AssemblerResType, std::tuple<SimdReg, SimdReg, SimdReg>>) { in CallIntrinsic()
422 std::tuple<SimdReg, SimdReg, SimdReg, SimdReg>>) { in CallIntrinsic()
455 [[nodiscard]] SimdReg AllocTempSimdReg();
Dinline_intrinsic.h234 if constexpr (std::is_same_v<SrcReg, SimdReg>) { in MovFromInput()
242 if constexpr (std::is_same_v<DestReg, SimdReg>) { in MovToResult()
569 if constexpr (std::is_same_v<T, SimdReg>) { in UnwrapSimdReg()
Dcall_intrinsic.h115 typename std::enable_if_t<std::is_same_v<AssemblerType, SimdReg>, bool> = true>
Dfrontend.cc102 SimdReg HeavyOptimizerFrontend::AllocTempSimdReg() { in AllocTempSimdReg()
103 return SimdReg{builder_.ir()->AllocVReg()}; in AllocTempSimdReg()