Searched refs:vsew (Results 1 – 2 of 2) sorted by relevance
/frameworks/libs/binary_translation/tests/inline_asm_tests/ |
D | main_riscv64.cc | 504 uint8_t vsew, in TestVectorInstructionInternal() 517 ASSERT_LE(vsew, 3); in TestVectorInstructionInternal() 518 if (vsew == 2) { in TestVectorInstructionInternal() 520 } else if (vsew == 3) { in TestVectorInstructionInternal() 534 uint64_t vtype = (vma << 7) | (vta << 6) | (vsew << 3) | vlmul; in TestVectorInstructionInternal() 741 uint8_t vsew, in TestVectorReductionInstruction() 746 uint64_t vtype = (vma << 7) | (vta << 6) | (vsew << 3) | vlmul; in TestVectorReductionInstruction() 780 size_t vsew_bits = 8 << vsew; in TestVectorReductionInstruction() 853 uint8_t vsew, in TestVectorIota() 859 uint64_t vtype = (vma << 7) | (vta << 6) | (vsew << 3) | vlmul; in TestVectorIota() [all …]
|
/frameworks/libs/binary_translation/interpreter/riscv64/ |
D | interpreter_test.cc | 580 uint8_t vsew, in TestVleXXff() argument 593 auto [vlmax, vtype] = intrinsics::Vsetvl(~0ULL, (vsew << 3) | 3); in TestVleXXff() 623 uint8_t vsew, in TestVleXX() 631 vemul += vsew; // Multiply by SEW. in TestVleXX() 641 intrinsics::Vsetvl(~0ULL, (vma << 7) | (vta << 6) | (vsew << 3) | vlmul); in TestVleXX() 739 uint8_t vsew, in TestVseXX() 748 vemul += vsew; // Multiply by SEW. in TestVseXX() 756 auto [vlmax, vtype] = intrinsics::Vsetvl(~0ULL, (vma << 7) | (vsew << 3) | vlmul); in TestVseXX() 987 uint32_t insn_bytes, uint8_t vsew, const auto& expected_result, auto mask) { in TestVectorRegisterGather() argument 998 intrinsics::Vsetvl(~0ULL, (vma << 7) | (vta << 6) | (vsew << 3) | vlmul); in TestVectorRegisterGather() [all …]
|