Home
last modified time | relevance | path

Searched refs:REGSZ_FP (Results 1 – 8 of 8) sorted by relevance

/bionic/libc/arch-mips/bionic/
D_setjmp.S77 s.d $f20, SC_FPREGS+((F20-F0)*REGSZ_FP)(a0)
78 s.d $f22, SC_FPREGS+((F22-F0)*REGSZ_FP)(a0)
79 s.d $f24, SC_FPREGS+((F24-F0)*REGSZ_FP)(a0)
80 s.d $f26, SC_FPREGS+((F26-F0)*REGSZ_FP)(a0)
81 s.d $f28, SC_FPREGS+((F28-F0)*REGSZ_FP)(a0)
82 s.d $f30, SC_FPREGS+((F30-F0)*REGSZ_FP)(a0)
84 s.d $f21, SC_FPREGS+((F21-F0)*REGSZ_FP)(a0)
85 s.d $f23, SC_FPREGS+((F23-F0)*REGSZ_FP)(a0)
86 s.d $f25, SC_FPREGS+((F25-F0)*REGSZ_FP)(a0)
87 s.d $f27, SC_FPREGS+((F27-F0)*REGSZ_FP)(a0)
[all …]
Dsetjmp.S90 s.d $f20, SC_FPREGS+((F20-F0)*REGSZ_FP)(a0)
91 s.d $f22, SC_FPREGS+((F22-F0)*REGSZ_FP)(a0)
92 s.d $f24, SC_FPREGS+((F24-F0)*REGSZ_FP)(a0)
93 s.d $f26, SC_FPREGS+((F26-F0)*REGSZ_FP)(a0)
94 s.d $f28, SC_FPREGS+((F28-F0)*REGSZ_FP)(a0)
95 s.d $f30, SC_FPREGS+((F30-F0)*REGSZ_FP)(a0)
97 s.d $f21, SC_FPREGS+((F21-F0)*REGSZ_FP)(a0)
98 s.d $f23, SC_FPREGS+((F23-F0)*REGSZ_FP)(a0)
99 s.d $f25, SC_FPREGS+((F25-F0)*REGSZ_FP)(a0)
100 s.d $f27, SC_FPREGS+((F27-F0)*REGSZ_FP)(a0)
[all …]
/bionic/libc/arch-mips64/bionic/
D_setjmp.S77 s.d $f20, SC_FPREGS+((F20-F0)*REGSZ_FP)(a0)
78 s.d $f22, SC_FPREGS+((F22-F0)*REGSZ_FP)(a0)
79 s.d $f24, SC_FPREGS+((F24-F0)*REGSZ_FP)(a0)
80 s.d $f26, SC_FPREGS+((F26-F0)*REGSZ_FP)(a0)
81 s.d $f28, SC_FPREGS+((F28-F0)*REGSZ_FP)(a0)
82 s.d $f30, SC_FPREGS+((F30-F0)*REGSZ_FP)(a0)
84 s.d $f21, SC_FPREGS+((F21-F0)*REGSZ_FP)(a0)
85 s.d $f23, SC_FPREGS+((F23-F0)*REGSZ_FP)(a0)
86 s.d $f25, SC_FPREGS+((F25-F0)*REGSZ_FP)(a0)
87 s.d $f27, SC_FPREGS+((F27-F0)*REGSZ_FP)(a0)
[all …]
Dsetjmp.S90 s.d $f20, SC_FPREGS+((F20-F0)*REGSZ_FP)(a0)
91 s.d $f22, SC_FPREGS+((F22-F0)*REGSZ_FP)(a0)
92 s.d $f24, SC_FPREGS+((F24-F0)*REGSZ_FP)(a0)
93 s.d $f26, SC_FPREGS+((F26-F0)*REGSZ_FP)(a0)
94 s.d $f28, SC_FPREGS+((F28-F0)*REGSZ_FP)(a0)
95 s.d $f30, SC_FPREGS+((F30-F0)*REGSZ_FP)(a0)
97 s.d $f21, SC_FPREGS+((F21-F0)*REGSZ_FP)(a0)
98 s.d $f23, SC_FPREGS+((F23-F0)*REGSZ_FP)(a0)
99 s.d $f25, SC_FPREGS+((F25-F0)*REGSZ_FP)(a0)
100 s.d $f27, SC_FPREGS+((F27-F0)*REGSZ_FP)(a0)
[all …]
/bionic/libc/arch-mips64/include/machine/
Dsignal.h45 #define SC_ACX (SC_FPREGS+32*REGSZ_FP)
Dasm.h152 #define REGSZ_FP 8 /* 64 bit FP register size */ macro
/bionic/libc/arch-mips/include/machine/
Dsignal.h45 #define SC_ACX (SC_FPREGS+32*REGSZ_FP)
Dasm.h152 #define REGSZ_FP 8 /* 64 bit FP register size */ macro