/external/llvm/test/CodeGen/ARM/ |
D | fast-isel-pic.ll | 53 ; ARMv7: movw r[[reg5:[0-9]+]], 54 ; ARMv7: movt r[[reg5]], 55 ; ARMv7: add r[[reg5]], pc, r[[reg5]] 56 ; ARMv7: ldr r[[reg5]], [r[[reg5]]] 58 ; ARMv7-ELF: ldr r[[reg5:[0-9]+]], 60 ; ARMv7-ELF-NEXT: add r[[reg5]], pc 62 ; ARMv7-ELF: ldr r[[reg5]], [r[[reg6]], r[[reg5]]]
|
/external/linux-tools-perf/perf-3.12.0/arch/arm/lib/ |
D | memcpy.S | 27 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort 28 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8} 39 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort 40 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
|
/external/llvm/test/CodeGen/R600/ |
D | pv.ll | 6 …eg2, <4 x float> inreg %reg3, <4 x float> inreg %reg4, <4 x float> inreg %reg5, <4 x float> inreg … 24 %16 = extractelement <4 x float> %reg5, i32 0 25 %17 = extractelement <4 x float> %reg5, i32 1 26 %18 = extractelement <4 x float> %reg5, i32 2 27 %19 = extractelement <4 x float> %reg5, i32 3
|
D | big_alu.ll | 7 …eg2, <4 x float> inreg %reg3, <4 x float> inreg %reg4, <4 x float> inreg %reg5, <4 x float> inreg … 43 %34 = extractelement <4 x float> %reg5, i32 0 44 %35 = extractelement <4 x float> %reg5, i32 1 45 %36 = extractelement <4 x float> %reg5, i32 2 46 %37 = extractelement <4 x float> %reg5, i32 3
|
/external/chromium_org/third_party/skia/gm/ |
D | glyph_pos.cpp | 200 static GMRegistry reg5(GlyphPosHairlineFillFactory);
|
D | gradients.cpp | 456 static GMRegistry reg5(MyFactory5);
|
/external/vixl/src/a64/ |
D | assembler-a64.cc | 2247 const CPURegister& reg5, const CPURegister& reg6, in AreAliased() argument 2255 const CPURegister regs[] = {reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8}; in AreAliased() 2284 const CPURegister& reg5, const CPURegister& reg6, in AreSameSizeAndType() argument 2291 match &= !reg5.IsValid() || reg5.IsSameSizeAndType(reg1); in AreSameSizeAndType()
|
D | assembler-a64.h | 285 const CPURegister& reg5 = NoReg, 299 const CPURegister& reg5 = NoCPUReg,
|
/external/skia/gm/ |
D | gradients.cpp | 460 static GMRegistry reg5(MyFactory5);
|
/external/chromium_org/v8/src/arm64/ |
D | assembler-arm64.cc | 221 const CPURegister& reg5, const CPURegister& reg6, in AreAliased() argument 229 const CPURegister regs[] = {reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8}; in AreAliased() 258 const CPURegister& reg5, const CPURegister& reg6, in AreSameSizeAndType() argument 265 match &= !reg5.IsValid() || reg5.IsSameSizeAndType(reg1); in AreSameSizeAndType()
|
D | assembler-arm64.h | 422 const CPURegister& reg5 = NoReg, 435 const CPURegister& reg5 = NoCPUReg,
|
/external/chromium_org/v8/src/arm/ |
D | macro-assembler-arm.cc | 3949 Register reg5, in GetRegisterThatIsNotOneOf() argument 3956 if (reg5.is_valid()) regs |= reg5.bit(); in GetRegisterThatIsNotOneOf() 4000 Register reg5, in AreAliased() argument 4005 reg3.is_valid() + reg4.is_valid() + reg5.is_valid() + reg6.is_valid() + in AreAliased() 4013 if (reg5.is_valid()) regs |= reg5.bit(); in AreAliased()
|
D | macro-assembler-arm.h | 52 Register reg5 = no_reg, 61 Register reg5 = no_reg,
|
/external/chromium_org/v8/src/mips/ |
D | macro-assembler-mips.h | 84 Register reg5 = no_reg, 91 Register reg5 = no_reg,
|
D | macro-assembler-mips.cc | 5951 Register reg5, in GetRegisterThatIsNotOneOf() argument 5958 if (reg5.is_valid()) regs |= reg5.bit(); in GetRegisterThatIsNotOneOf() 5999 Register reg5, in AreAliased() argument 6004 reg3.is_valid() + reg4.is_valid() + reg5.is_valid() + reg6.is_valid() + in AreAliased() 6012 if (reg5.is_valid()) regs |= reg5.bit(); in AreAliased()
|
/external/chromium_org/v8/src/mips64/ |
D | macro-assembler-mips64.h | 90 Register reg5 = no_reg, 97 Register reg5 = no_reg,
|
D | macro-assembler-mips64.cc | 5936 Register reg5, in GetRegisterThatIsNotOneOf() argument 5943 if (reg5.is_valid()) regs |= reg5.bit(); in GetRegisterThatIsNotOneOf() 5984 Register reg5, in AreAliased() argument 5989 reg3.is_valid() + reg4.is_valid() + reg5.is_valid() + reg6.is_valid() + in AreAliased() 5997 if (reg5.is_valid()) regs |= reg5.bit(); in AreAliased()
|
/external/chromium_org/v8/src/x87/ |
D | macro-assembler-x87.cc | 2974 Register reg5, in AreAliased() argument 2979 reg3.is_valid() + reg4.is_valid() + reg5.is_valid() + reg6.is_valid() + in AreAliased() 2987 if (reg5.is_valid()) regs |= reg5.bit(); in AreAliased()
|
D | macro-assembler-x87.h | 39 Register reg5 = no_reg,
|
/external/chromium_org/v8/src/ia32/ |
D | macro-assembler-ia32.cc | 3014 Register reg5, in AreAliased() argument 3019 reg3.is_valid() + reg4.is_valid() + reg5.is_valid() + reg6.is_valid() + in AreAliased() 3027 if (reg5.is_valid()) regs |= reg5.bit(); in AreAliased()
|
D | macro-assembler-ia32.h | 39 Register reg5 = no_reg,
|
/external/chromium_org/v8/src/x64/ |
D | macro-assembler-x64.h | 59 Register reg5 = no_reg,
|
D | macro-assembler-x64.cc | 4988 Register reg5, in AreAliased() argument 4993 reg3.is_valid() + reg4.is_valid() + reg5.is_valid() + reg6.is_valid() + in AreAliased() 5001 if (reg5.is_valid()) regs |= reg5.bit(); in AreAliased()
|