Searched refs:coeffs (Results 1 – 10 of 10) sorted by relevance
| /hardware/intel/img/psb_video/src/ |
| D | psb_texture.c | 568 sBltVP.psYUVCoeffs = (PPVR2D_YUVCOEFFS) & texture_priv->coeffs;
723 psb_transform_coeffs coeffs, transfer_matrix; in psb_setup_coeffs() local
724 memset(&coeffs, 0, sizeof(psb_transform_coeffs)); in psb_setup_coeffs()
745 psb_transform_sathuecoeffs(&coeffs, in psb_setup_coeffs()
754 RGB_offset, coeffs.rY, coeffs.rCb, coeffs.rCr, in psb_setup_coeffs()
760 &pPriv->coeffs.rY, &pPriv->coeffs.rU, in psb_setup_coeffs()
761 &pPriv->coeffs.rV, &pPriv->coeffs.rConst, in psb_setup_coeffs()
762 &pPriv->coeffs.rShift); in psb_setup_coeffs()
768 RGB_offset, coeffs.gY, coeffs.gCb, coeffs.gCr, in psb_setup_coeffs()
775 &pPriv->coeffs.gY, &pPriv->coeffs.gU, in psb_setup_coeffs()
[all …]
|
| D | psb_overlay.c | 334 double rawCoeff[MAX_TAPS * 32], coeffs[N_PHASES][MAX_TAPS]; in UpdateCoeff() local
367 coeffs[i][j] = rawCoeff[pos] / sum; in UpdateCoeff()
374 SetCoeffRegs(&coeffs[i][j], mantSize + 2, pCoeff, pos); in UpdateCoeff()
376 SetCoeffRegs(&coeffs[i][j], mantSize, pCoeff, pos); in UpdateCoeff()
388 sum += coeffs[i][j]; in UpdateCoeff()
393 coeffs[i][tap2Fix] += diff; in UpdateCoeff()
396 SetCoeffRegs(&coeffs[i][tap2Fix], mantSize + 2, pCoeff, pos); in UpdateCoeff()
398 SetCoeffRegs(&coeffs[i][tap2Fix], mantSize, pCoeff, pos); in UpdateCoeff()
402 sum += coeffs[i][j]; in UpdateCoeff()
|
| D | psb_texture.h | 103 psb_coeffs_s coeffs; member
|
| /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/encoder/arm/armv6/ |
| D | vp8_fast_quantize_b_armv6.asm | 39 mov r1, #0 ; flags for quantized coeffs
75 orrne r1, r1, r2, lsr #24 ; add flag for nonzero coeffs
85 orrne r1, r1, r2, lsr #23 ; add flag for nonzero coeffs
107 cmp r1, #0 ; coeffs after quantization?
|
| D | vp8_short_fdct4x4_armv6.asm | 25 ; coeffs 0-3
56 ; coeffs 4-7
81 ; coeffs 8-11
106 ; coeffs 12-15
|
| /hardware/intel/img/hwcomposer/ips/common/ |
| D | OverlayPlaneBase.cpp | 891 double rawCoeff[MAX_TAPS * 32], coeffs[N_PHASES][MAX_TAPS]; in updateCoeff() local
924 coeffs[i][j] = rawCoeff[pos] / sum; in updateCoeff()
931 setCoeffRegs(&coeffs[i][j], mantSize + 2, pCoeff, pos); in updateCoeff()
933 setCoeffRegs(&coeffs[i][j], mantSize, pCoeff, pos); in updateCoeff()
945 sum += coeffs[i][j]; in updateCoeff()
950 coeffs[i][tap2Fix] += diff; in updateCoeff()
953 setCoeffRegs(&coeffs[i][tap2Fix], mantSize + 2, pCoeff, pos); in updateCoeff()
955 setCoeffRegs(&coeffs[i][tap2Fix], mantSize, pCoeff, pos); in updateCoeff()
959 sum += coeffs[i][j]; in updateCoeff()
|
| /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/x86/ |
| D | idctllm_sse2.asm | 44 ; clear coeffs
115 ; special case when 2 blocks have 0 or 1 coeffs
133 ; Clear out coeffs
370 ; special case when 2 blocks have 0 or 1 coeffs
447 ; special case when 2 blocks have 0 or 1 coeffs
465 ; Clear out coeffs
|
| /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/arm/neon/ |
| D | sixtappredict16x16_neon.asm | 37 ; filter coeffs to make them u8. Then, use vmlsl for negtive coeffs. After multiplication,
40 ; negtive number. To avoid that error, apply filter coeffs in the order of 0, 1, 4 ,5 ,2,
|
| /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/encoder/ppc/ |
| D | fdct_altivec.asm | 54 ;# Do horiz xf on two rows of coeffs v8 = a0 a1 a2 a3 b0 b1 b2 b3.
|
| /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp9/encoder/x86/ |
| D | vp9_quantize_ssse3.asm | 65 ; get DC and first 15 AC coeffs
|