| /external/llvm/lib/Target/AArch64/MCTargetDesc/ |
| D | AArch64MCCodeEmitter.cpp | 224 AArch64MCCodeEmitter::getLdStUImm12OpValue(const MCInst &MI, unsigned OpIdx, in getLdStUImm12OpValue()
245 AArch64MCCodeEmitter::getAdrLabelOpValue(const MCInst &MI, unsigned OpIdx, in getAdrLabelOpValue()
271 AArch64MCCodeEmitter::getAddSubImmOpValue(const MCInst &MI, unsigned OpIdx, in getAddSubImmOpValue()
299 const MCInst &MI, unsigned OpIdx, SmallVectorImpl<MCFixup> &Fixups, in getCondBranchTargetOpValue()
320 AArch64MCCodeEmitter::getLoadLiteralOpValue(const MCInst &MI, unsigned OpIdx, in getLoadLiteralOpValue()
340 AArch64MCCodeEmitter::getMemExtendOpValue(const MCInst &MI, unsigned OpIdx, in getMemExtendOpValue()
349 AArch64MCCodeEmitter::getMoveWideImmOpValue(const MCInst &MI, unsigned OpIdx, in getMoveWideImmOpValue()
369 const MCInst &MI, unsigned OpIdx, SmallVectorImpl<MCFixup> &Fixups, in getTestBranchTargetOpValue()
390 AArch64MCCodeEmitter::getBranchTargetOpValue(const MCInst &MI, unsigned OpIdx, in getBranchTargetOpValue()
418 AArch64MCCodeEmitter::getVecShifterOpValue(const MCInst &MI, unsigned OpIdx, in getVecShifterOpValue()
[all …]
|
| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMMCCodeEmitter.cpp | 191 uint32_t getLdStmModeOpValue(const MCInst &MI, unsigned OpIdx, in getLdStmModeOpValue()
558 EncodeAddrModeOpValues(const MCInst &MI, unsigned OpIdx, unsigned &Reg, in EncodeAddrModeOpValues()
587 static uint32_t getBranchTargetOpValue(const MCInst &MI, unsigned OpIdx, in getBranchTargetOpValue()
625 getThumbBLTargetOpValue(const MCInst &MI, unsigned OpIdx, in getThumbBLTargetOpValue()
638 getThumbBLXTargetOpValue(const MCInst &MI, unsigned OpIdx, in getThumbBLXTargetOpValue()
650 getThumbBRTargetOpValue(const MCInst &MI, unsigned OpIdx, in getThumbBRTargetOpValue()
662 getThumbBCCTargetOpValue(const MCInst &MI, unsigned OpIdx, in getThumbBCCTargetOpValue()
674 getThumbCBTargetOpValue(const MCInst &MI, unsigned OpIdx, in getThumbCBTargetOpValue()
703 getBranchTargetOpValue(const MCInst &MI, unsigned OpIdx, in getBranchTargetOpValue()
717 getARMBranchTargetOpValue(const MCInst &MI, unsigned OpIdx, in getARMBranchTargetOpValue()
[all …]
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMExpandPseudoInsts.cpp | 391 unsigned OpIdx = 0; in ExpandVLD() local
456 unsigned OpIdx = 0; in ExpandVST() local
510 unsigned OpIdx = 0; in ExpandLaneOp() local
593 unsigned OpIdx = 0; in ExpandVTBL() local
1088 unsigned OpIdx = 0; in ExpandMI() local
1119 unsigned OpIdx = 0; in ExpandMI() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64AddressTypePromotion.cpp | 207 static bool shouldSExtOperand(const Instruction *Inst, int OpIdx) { in shouldSExtOperand()
312 for (int OpIdx = 0, EndOpIdx = Inst->getNumOperands(); OpIdx != EndOpIdx; in propagateSignExtension() local
|
| D | AArch64PromoteConstant.cpp | 240 unsigned OpIdx) { in shouldConvertUse()
|
| D | AArch64InstrInfo.cpp | 714 for (unsigned OpIdx = 0, EndIdx = Instr->getNumOperands(); OpIdx < EndIdx; in UpdateOperandRegClass() local
|
| /external/llvm/utils/TableGen/ |
| D | CodeEmitterGen.cpp | 87 unsigned OpIdx; in AddCodeToMergeInOperand() local
193 unsigned OpIdx; in getInstructionCase() local
|
| D | CodeGenInstruction.cpp | 137 unsigned OpIdx; in getOperandNamed() local
173 unsigned OpIdx = getOperandNamed(OpName); in ParseOperandName() local
|
| D | FixedLenDecoderEmitter.cpp | 1728 unsigned OpIdx; in populateInstruction() local
1759 unsigned OpIdx; in populateInstruction() local
|
| D | AsmWriterEmitter.cpp | 647 void addOperand(StringRef Op, int OpIdx, int PrintMethodIdx = -1) { in addOperand()
|
| /external/llvm/lib/CodeGen/ |
| D | MachineInstr.cpp | 996 int MachineInstr::findInlineAsmFlagIdx(unsigned OpIdx, in findInlineAsmFlagIdx()
1025 MachineInstr::getRegClassConstraint(unsigned OpIdx, in getRegClassConstraint()
1080 unsigned OpIdx, unsigned Reg, const TargetRegisterClass *CurRC, in getRegClassConstraintEffectForVRegImpl()
1092 unsigned OpIdx, const TargetRegisterClass *CurRC, in getRegClassConstraintEffect()
1773 unsigned OpIdx = DeadOps.back(); in addRegisterKilled() local
1837 unsigned OpIdx = DeadOps.back(); in addRegisterDead() local
|
| D | ExecutionDepsFix.cpp | 474 bool ExeDepsFix::shouldBreakDependence(MachineInstr *MI, unsigned OpIdx, in shouldBreakDependence()
560 unsigned OpIdx = UndefReads.back().second; in processUndefReads() local
|
| D | TargetInstrInfo.cpp | 888 for (unsigned OpIdx = 1, EndOpIdx = MI.getNumOperands(); OpIdx != EndOpIdx; in getRegSequenceInputs() local
|
| D | PeepholeOptimizer.cpp | 1228 for (unsigned OpIdx = DefIdx + 1, EndOpIdx = SrcIdx; OpIdx != EndOpIdx; in getNextSourceFromBitcast() local
|
| D | CodeGenPrepare.cpp | 2242 static bool shouldExtOperand(const Instruction *Inst, int OpIdx) { in shouldExtOperand()
2517 for (int OpIdx = 0, EndOpIdx = ExtOpnd->getNumOperands(); OpIdx != EndOpIdx; in promoteOperandForOther() local
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ScheduleDAGInstrs.h | 49 int OpIdx; member
|
| /external/llvm/lib/Target/R600/ |
| D | R600ExpandSpecialInstrs.cpp | 61 int OpIdx = TII->getOperandIdx(*OldMI, Op); in SetFlagInNewMI() local
|
| D | SIInstrInfo.cpp | 1337 for (int OpIdx : OpIndices) { in verifyInstruction() local
1580 bool SIInstrInfo::isOperandLegal(const MachineInstr *MI, unsigned OpIdx, in isOperandLegal()
|
| D | AMDGPUISelDAGToDAG.cpp | 170 unsigned OpIdx = Desc.getNumDefs() + OpNo; in getOperandRegClass() local
|
| /external/llvm/lib/MC/MCDisassembler/ |
| D | Disassembler.cpp | 172 for (unsigned OpIdx = 0, OpIdxEnd = Inst.getNumOperands(); OpIdx != OpIdxEnd; in getItineraryLatency() local
|
| /external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/ |
| D | R600MCCodeEmitter.cpp | 234 void R600MCCodeEmitter::EmitSrc(const MCInst &MI, unsigned OpIdx, in EmitSrc()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 2085 unsigned OpIdx = NElts - i - 1; in LowerBUILD_VECTOR() local
2116 unsigned OpIdx = NElts - i - 1; in LowerBUILD_VECTOR() local
2178 unsigned OpIdx = NElts - i - 1; in LowerCONCAT_VECTORS() local
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | ScheduleDAGSDNodes.cpp | 628 unsigned OpIdx, SDep& dep) const{ in computeOperandLatency()
|
| /external/llvm/lib/ExecutionEngine/RuntimeDyld/ |
| D | RuntimeDyldChecker.cpp | 254 unsigned OpIdx = OpIdxExpr.getValue(); in evalDecodeOperand() local
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | Reassociate.cpp | 615 for (unsigned OpIdx = 0; OpIdx < 2; ++OpIdx) { // Visit operands. in LinearizeExprTree() local
|