Searched defs:is_div (Results 1 – 7 of 7) sorted by relevance
| /art/compiler/dex/quick/mips/ |
| D | int_mips.cc | 304 bool is_div) { in GenDivRem()
316 RegLocation MipsMir2Lir::GenDivRemLit(RegLocation rl_dest, RegStorage reg1, int lit, bool is_div) { in GenDivRemLit()
331 bool is_div, int flags) { in GenDivRem()
338 bool is_div) { in GenDivRemLit()
465 bool MipsMir2Lir::SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, in SmallLiteralDivRem()
625 RegLocation rl_src2, bool is_div, int flags) { in GenDivRemLong()
|
| /art/compiler/dex/quick/arm64/ |
| D | int_arm64.cc | 416 bool Arm64Mir2Lir::SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, in SmallLiteralDivRem()
460 bool Arm64Mir2Lir::SmallLiteralDivRem64(Instruction::Code dalvik_opcode, bool is_div, in SmallLiteralDivRem64()
529 bool Arm64Mir2Lir::HandleEasyDivRem(Instruction::Code dalvik_opcode, bool is_div, in HandleEasyDivRem()
536 bool Arm64Mir2Lir::HandleEasyDivRem64(Instruction::Code dalvik_opcode, bool is_div, in HandleEasyDivRem64()
609 bool is_div) { in GenDivRemLit()
615 RegLocation Arm64Mir2Lir::GenDivRemLit(RegLocation rl_dest, RegStorage reg1, int lit, bool is_div) { in GenDivRemLit()
630 RegLocation rl_src2, bool is_div, int flags) { in GenDivRem()
637 bool is_div) { in GenDivRem()
1086 RegLocation rl_src1, RegLocation rl_src2, bool is_div, int flags) { in GenDivRemLong()
|
| /art/compiler/dex/quick/arm/ |
| D | int_arm.cc | 519 bool ArmMir2Lir::SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, in SmallLiteralDivRem()
716 RegLocation rl_src2, bool is_div, int flags) { in GenDivRem()
723 bool is_div) { in GenDivRemLit()
729 RegLocation ArmMir2Lir::GenDivRemLit(RegLocation rl_dest, RegStorage reg1, int lit, bool is_div) { in GenDivRemLit()
744 bool is_div) { in GenDivRem()
1708 bool ArmMir2Lir::HandleEasyDivRem(Instruction::Code dalvik_opcode, bool is_div, in HandleEasyDivRem()
|
| /art/compiler/dex/quick/x86/ |
| D | int_x86.cc | 600 RegLocation X86Mir2Lir::GenDivRemLit(RegLocation rl_dest, RegStorage reg_lo, int lit, bool is_div) { in GenDivRemLit()
607 int imm, bool is_div) { in GenDivRemLit()
770 bool is_div) { in GenDivRem()
777 RegLocation rl_src2, bool is_div, int flags) { in GenDivRem()
1598 bool X86Mir2Lir::SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, in SmallLiteralDivRem()
2148 int64_t imm, bool is_div) { in GenDivRemLongLit()
2329 RegLocation rl_src2, bool is_div, int flags) { in GenDivRemLong()
|
| /art/compiler/dex/quick/ |
| D | gen_common.cc | 1671 bool Mir2Lir::HandleEasyDivRem(Instruction::Code dalvik_opcode ATTRIBUTE_UNUSED, bool is_div, in HandleEasyDivRem()
1807 bool is_div = false; in GenArithOpIntLit() local
|
| /art/compiler/optimizing/ |
| D | code_generator_x86.cc | 80 explicit DivRemMinusOneSlowPathX86(Register reg, bool is_div) : reg_(reg), is_div_(is_div) {} in DivRemMinusOneSlowPathX86()
2467 bool is_div = instruction->IsDiv(); in GenerateDivRemIntegral() local
|
| D | code_generator_x86_64.cc | 85 explicit DivRemMinusOneSlowPathX86_64(Register reg, Primitive::Type type, bool is_div) in DivRemMinusOneSlowPathX86_64()
2676 bool is_div = instruction->IsDiv(); in GenerateDivRemIntegral() local
|