/art/compiler/utils/ |
D | assembler_thumb_test.cc | 365 __ ldr(R3, Address(R4, 24)); in TEST() local 371 __ ldr(R3, Address(SP, 24)); in TEST() local 374 __ ldr(R8, Address(R4, 24)); in TEST() local 414 __ ldr(R3, Address(R4, 24, Address::Mode::Offset)); in TEST() local 415 __ ldr(R3, Address(R4, 24, Address::Mode::PreIndex)); in TEST() local 416 __ ldr(R3, Address(R4, 24, Address::Mode::PostIndex)); in TEST() local 417 __ ldr(R3, Address(R4, 24, Address::Mode::NegOffset)); in TEST() local 418 __ ldr(R3, Address(R4, 24, Address::Mode::NegPreIndex)); in TEST() local 419 __ ldr(R3, Address(R4, 24, Address::Mode::NegPostIndex)); in TEST() local 493 __ ldr(R3, Address(R4, -24, Address::Mode::Offset)); in TEST() local [all …]
|
/art/compiler/optimizing/ |
D | intrinsics_arm.cc | 378 __ ldr(invoke->GetLocations()->Out().AsRegister<Register>(), in VisitMemoryPeekIntNative() local 395 __ ldr(hi, Address(addr, 4)); in VisitMemoryPeekLongNative() local 396 __ ldr(lo, Address(addr, 0)); in VisitMemoryPeekLongNative() local 398 __ ldr(lo, Address(addr, 0)); in VisitMemoryPeekLongNative() local 399 __ ldr(hi, Address(addr, 4)); in VisitMemoryPeekLongNative() local 504 __ ldr(trg, Address(base, offset)); in GenUnsafeGet() local 810 __ ldr(temp, Address(obj, count_offset.Int32Value())); // temp = str.length. in VisitStringCharAt() local
|
/art/runtime/arch/arm64/ |
D | quick_entrypoints_arm64.S | 1707 ldr d0, [sp, #8] // Restore floating-point result. define
|
/art/compiler/linker/arm64/ |
D | relative_patcher_arm64_test.cc | 161 uint32_t ldr = 0xb9400001 | // LDR w1, [x0, #(imm12 * 2)] in GenNopsAndAdrpLdr() local
|
/art/compiler/dex/quick/arm64/ |
D | int_arm64.cc | 960 LIR* ldr = LoadBaseDisp(r_dest, 0, r_dest, wide ? k64 : kReference, kNotVolatile); in OpPcRelDexCacheArrayLoad() local
|
/art/compiler/utils/arm/ |
D | assembler_arm32.cc | 280 void Arm32Assembler::ldr(Register rd, const Address& ad, Condition cond) { in ldr() function in art::arm::Arm32Assembler
|
D | assembler_thumb2.cc | 335 void Thumb2Assembler::ldr(Register rd, const Address& ad, Condition cond) { in ldr() function in art::arm::Thumb2Assembler
|