Home
last modified time | relevance | path

Searched defs:reg2 (Results 1 – 24 of 24) sorted by relevance

/external/llvm/test/MC/MachO/
Dbad-macro.s5 .macro test_macro reg1, reg2
/external/libavc/common/armv8/
Dih264_neon_macros.s36 .macro swp reg1, reg2
/external/libmpeg2/common/armv8/
Dimpeg2_neon_macros.s53 .macro swp reg1, reg2
/external/mesa3d/src/mesa/drivers/dri/r200/
Dr200_fragshader.c49 GLuint reg2 = 0; in r200SetFragShaderArg() local
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp150 bool haveSameParity(unsigned reg1, unsigned reg2) { in haveSameParity()
/external/vixl/src/vixl/a64/
Dmacro-assembler-a64.cc2437 const Register& reg2, in Include()
2450 const FPRegister& reg2, in Include()
2469 const Register& reg2, in Exclude()
2478 const FPRegister& reg2, in Exclude()
2487 const CPURegister& reg2, in Exclude()
Dassembler-a64.cc5362 bool AreAliased(const CPURegister& reg1, const CPURegister& reg2, in AreAliased()
5397 bool AreSameSizeAndType(const CPURegister& reg1, const CPURegister& reg2, in AreSameSizeAndType()
5414 bool AreSameFormat(const VRegister& reg1, const VRegister& reg2, in AreSameFormat()
5425 bool AreConsecutive(const VRegister& reg1, const VRegister& reg2, in AreConsecutive()
/external/libcxxabi/src/Unwind/
DDwarfParser.hpp380 uint64_t reg2; in parseInstructions() local
/external/aac/libFDK/src/
Dfixpoint_math.cpp430 FIXP_DBL reg1, reg2, regtmp ; in invSqrtNorm2() local
/external/v8/src/arm/
Dmacro-assembler-arm.cc196 Register reg2, in Swap()
2978 Register reg2, in JumpIfNotBothSmi()
3004 Register reg2, in JumpIfEitherSmi()
3946 Register reg2, in GetRegisterThatIsNotOneOf()
3997 Register reg2, in AreAliased()
/external/v8/src/mips/
Dmacro-assembler-mips.cc533 Register reg2) { in LoadFromNumberDictionary()
3073 Register reg2, in Swap()
5149 Register reg2, in JumpIfNotBothSmi()
5159 Register reg2, in JumpIfEitherSmi()
5948 Register reg2, in GetRegisterThatIsNotOneOf()
5996 Register reg2, in AreAliased()
/external/pcre/dist/sljit/
DsljitNativeARM_T2_32.c63 #define IS_2_LO_REGS(reg1, reg2) \ argument
65 #define IS_3_LO_REGS(reg1, reg2, reg3) \ argument
/external/v8/src/mips64/
Dmacro-assembler-mips64.cc538 Register reg2) { in LoadFromNumberDictionary()
2982 Register reg2, in Swap()
5098 Register reg2, in JumpIfNotBothSmi()
5113 Register reg2, in JumpIfEitherSmi()
5933 Register reg2, in GetRegisterThatIsNotOneOf()
5981 Register reg2, in AreAliased()
/external/v8/src/arm64/
Dassembler-arm64.cc206 Register GetAllocatableRegisterThatIsNotOneOf(Register reg1, Register reg2, in GetAllocatableRegisterThatIsNotOneOf()
219 bool AreAliased(const CPURegister& reg1, const CPURegister& reg2, in AreAliased()
256 bool AreSameSizeAndType(const CPURegister& reg1, const CPURegister& reg2, in AreSameSizeAndType()
Dfull-codegen-arm64.cc66 void EmitJumpIfEitherNotSmi(Register reg1, Register reg2, Label* target) { in EmitJumpIfEitherNotSmi()
/external/valgrind/coregrind/m_debuginfo/
Dreaddwarf.c2978 Int off, reg, reg2, len, j; in run_CF_instruction() local
3385 Int off, coff, reg, reg2, len; in show_CF_instruction() local
/external/valgrind/VEX/priv/
Dhost_arm64_isel.c904 HReg reg2 = iselIntExpr_R(env, e->Iex.Binop.arg2); in iselIntExpr_AMode_wrk() local
Dhost_s390_isel.c3348 HReg reg1, reg2; in s390_isel_cc() local
/external/v8/src/x87/
Dmacro-assembler-x87.cc2971 Register reg2, in AreAliased()
Dlithium-codegen-x87.cc506 void LCodeGen::X87LoadForUsage(X87Register reg1, X87Register reg2) { in X87LoadForUsage()
/external/v8/src/ia32/
Dmacro-assembler-ia32.cc3011 Register reg2, in AreAliased()
/external/v8/src/x64/
Dmacro-assembler-x64.cc4985 Register reg2, in AreAliased()
/external/valgrind/perf/
Dtinycc.c15101 int8_t reg2; /* second register, -1 if none */ member
16260 int mod, reg1, reg2, sib_reg1; in asm_modrm() local
/external/owasp/sanitizer/tools/findbugs/lib/
Dfindbugs.jarMETA-INF/ META-INF/MANIFEST.MF default.xsl edu/ edu/umd ...