| /art/compiler/dex/quick/x86/ |
| D | int_x86.cc | 257 OpCondRegReg(kOpCmov, code, rs_dest, temp_reg); in GenSelectConst32()
344 OpCondRegReg(kOpCmov, cc, rl_result.reg, temp1_reg); in GenSelect()
376 OpCondRegReg(kOpCmov, NegateComparison(ccode), rl_result.reg, rl_false.reg); in GenSelect()
378 OpCondRegReg(kOpCmov, ccode, rl_result.reg, rl_true.reg); in GenSelect()
381 OpCondRegReg(kOpCmov, ccode, rl_result.reg, rl_true.reg); in GenSelect()
661 OpCondRegReg(kOpCmov, kCondPl, rl_result.reg, rl_src.reg); in GenDivRemLit()
980 OpCondRegReg(kOpCmov, cc, rl_result.reg.GetLow(), rl_src2.reg.GetLow()); in GenInlinedMinMax()
981 OpCondRegReg(kOpCmov, cc, rl_result.reg.GetHigh(), rl_src2.reg.GetHigh()); in GenInlinedMinMax()
1020 OpCondRegReg(kOpCmov, condition_code, rl_result.reg, rl_src2.reg); in GenInlinedMinMax()
2197 OpCondRegReg(kOpCmov, kCondPl, rl_result.reg, rl_src.reg); in GenDivRemLongLit()
|
| D | codegen_x86.h | 311 LIR* OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) OVERRIDE;
|
| D | utility_x86.cc | 362 LIR* X86Mir2Lir::OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) { in OpCondRegReg() function in art::X86Mir2Lir
|
| D | target_x86.cc | 1372 OpCondRegReg(kOpCmov, kCondLt, rs_rDI, rs_tmp); in GenInlinedIndexOf()
|
| /art/compiler/dex/quick/mips/ |
| D | codegen_mips.h | 212 LIR* OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src);
|
| D | utility_mips.cc | 536 LIR* MipsMir2Lir::OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) { in OpCondRegReg() function in art::MipsMir2Lir
|
| /art/compiler/dex/quick/arm/ |
| D | codegen_arm.h | 215 LIR* OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src);
|
| D | utility_arm.cc | 434 LIR* ArmMir2Lir::OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) { in OpCondRegReg() function in art::ArmMir2Lir
|
| /art/compiler/dex/quick/arm64/ |
| D | codegen_arm64.h | 218 LIR* OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) OVERRIDE;
|
| D | utility_arm64.cc | 689 LIR* Arm64Mir2Lir::OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) { in OpCondRegReg() function in art::Arm64Mir2Lir
|
| /art/compiler/dex/quick/ |
| D | mir_to_lir.h | 1453 virtual LIR* OpCondRegReg(OpKind op, ConditionCode cc, RegStorage r_dest, RegStorage r_src) = 0;
|