/art/compiler/utils/arm/ |
D | assembler_thumb2_test.cc | 48 new arm::Register(arm::R0), in SetUpHelpers() 94 GetAssembler()->sbfx(arm::R0, arm::R1, 0, 1); in TEST_F() 95 GetAssembler()->sbfx(arm::R0, arm::R1, 0, 8); in TEST_F() 96 GetAssembler()->sbfx(arm::R0, arm::R1, 0, 16); in TEST_F() 97 GetAssembler()->sbfx(arm::R0, arm::R1, 0, 32); in TEST_F() 99 GetAssembler()->sbfx(arm::R0, arm::R1, 8, 1); in TEST_F() 100 GetAssembler()->sbfx(arm::R0, arm::R1, 8, 8); in TEST_F() 101 GetAssembler()->sbfx(arm::R0, arm::R1, 8, 16); in TEST_F() 102 GetAssembler()->sbfx(arm::R0, arm::R1, 8, 24); in TEST_F() 104 GetAssembler()->sbfx(arm::R0, arm::R1, 16, 1); in TEST_F() [all …]
|
D | managed_register_arm_test.cc | 31 ArmManagedRegister reg = ArmManagedRegister::FromCoreRegister(R0); in TEST() 37 EXPECT_EQ(R0, reg.AsCoreRegister()); in TEST() 235 EXPECT_EQ(R0, reg.AsRegisterPairLow()); in TEST() 237 EXPECT_TRUE(reg.Equals(ArmManagedRegister::FromCoreRegisterPair(R0))); in TEST() 292 EXPECT_TRUE(!no_reg.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST() 298 ArmManagedRegister reg_R0 = ArmManagedRegister::FromCoreRegister(R0); in TEST() 300 EXPECT_TRUE(reg_R0.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST() 308 EXPECT_TRUE(!reg_R1.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST() 318 EXPECT_TRUE(!reg_R8.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST() 328 EXPECT_TRUE(!reg_S0.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST() [all …]
|
D | assembler_arm32_test.cc | 69 new arm::Register(arm::R0), in SetUpHelpers() 82 new arm::Register(arm::R0), in SetUpHelpers() 140 shifter_operands_.push_back(arm::ShifterOperand(arm::R0)); in SetUpHelpers() 155 shifter_operands_.push_back(arm::ShifterOperand(arm::R0)); in SetUpHelpers() 701 GetAssembler()->ldrexd(arm::R0, arm::R1, arm::R0); in TEST_F() 702 GetAssembler()->ldrexd(arm::R0, arm::R1, arm::R1); in TEST_F() 703 GetAssembler()->ldrexd(arm::R0, arm::R1, arm::R2); in TEST_F() 713 GetAssembler()->strexd(arm::R9, arm::R0, arm::R1, arm::R0); in TEST_F() 714 GetAssembler()->strexd(arm::R9, arm::R0, arm::R1, arm::R1); in TEST_F() 715 GetAssembler()->strexd(arm::R9, arm::R0, arm::R1, arm::R2); in TEST_F()
|
D | assembler_thumb2.cc | 122 EmitDataProcessing(cond, TST, 1, rn, R0, so); in tst() 128 EmitDataProcessing(cond, TEQ, 1, rn, R0, so); in teq() 133 EmitDataProcessing(cond, CMP, 1, rn, R0, so); in cmp() 138 EmitDataProcessing(cond, CMN, 1, rn, R0, so); in cmn() 155 EmitDataProcessing(cond, MOV, 0, R0, rd, so); in mov() 160 EmitDataProcessing(cond, MOV, 1, R0, rd, so); in movs() 171 EmitDataProcessing(cond, MVN, 0, R0, rd, so); in mvn() 176 EmitDataProcessing(cond, MVN, 1, R0, rd, so); in mvns() 673 EmitDataProcessing(AL, TST, 1, PC, R0, ShifterOperand(0)); in MarkExceptionHandler() 1101 rn = R0; in Emit16BitAddSub() [all …]
|
D | assembler_arm32.cc | 125 EmitType01(cond, so.type(), TST, 1, rn, R0, so); in tst() 131 EmitType01(cond, so.type(), TEQ, 1, rn, R0, so); in teq() 136 EmitType01(cond, so.type(), CMP, 1, rn, R0, so); in cmp() 141 EmitType01(cond, so.type(), CMN, 1, rn, R0, so); in cmn() 158 EmitType01(cond, so.type(), MOV, 0, R0, rd, so); in mov() 163 EmitType01(cond, so.type(), MOV, 1, R0, rd, so); in movs() 174 EmitType01(cond, so.type(), MVN, 0, R0, rd, so); in mvn() 179 EmitType01(cond, so.type(), MVN, 1, R0, rd, so); in mvns() 185 EmitMulOp(cond, 0, R0, rd, rn, rm); in mul() 569 EmitType01(AL, 1, TST, 1, PC, R0, ShifterOperand(0)); in MarkExceptionHandler()
|
D | assembler_arm.cc | 39 if (rhs >= R0 && rhs <= PC) { in operator <<() 388 CHECK_EQ(R0, method_reg.AsArm().AsCoreRegister()); in BuildFrame() 415 StoreToOffset(kStoreWord, R0, SP, 0); in BuildFrame() 859 __ mov(R0, ShifterOperand(scratch_.AsCoreRegister())); in Emit()
|
D | assembler_thumb2.h | 525 cond_(cond), rn_(R0) { in assembler_() 542 target_(target), cond_(cond), rn_(R0) { in assembler_()
|
D | assembler_arm.h | 185 Address(Register rn, int32_t offset = 0, Mode am = Offset) : rn_(rn), rm_(R0), in rn_() 203 rn_(PC), rm_(R0), offset_(offset), in Address()
|
/art/compiler/utils/ |
D | assembler_thumb_test.cc | 164 __ mov(R0, ShifterOperand(R1)); in TEST() 167 __ mov(R0, ShifterOperand(1)); in TEST() 182 __ mov(R0, ShifterOperand(R1)); in TEST() 196 __ mov(R0, ShifterOperand(R1)); in TEST() 197 __ add(R0, R1, ShifterOperand(R2)); in TEST() 198 __ add(R0, R1, ShifterOperand()); in TEST() 211 __ mov(R0, ShifterOperand(R1)); in TEST() 212 __ mvn(R0, ShifterOperand(R1)); in TEST() 215 __ add(R0, R1, ShifterOperand(R2)); in TEST() 216 __ sub(R0, R1, ShifterOperand(R2)); in TEST() [all …]
|
/art/compiler/jni/quick/arm/ |
D | calling_convention_arm.cc | 27 R0, R1, R2, R3 64 return ArmManagedRegister::FromCoreRegister(R0); in ReturnRegister() 77 return ArmManagedRegister::FromCoreRegister(R0); in ReturnRegister() 90 return ArmManagedRegister::FromCoreRegister(R0); in ReturnRegister() 95 return ArmManagedRegister::FromCoreRegister(R0); in IntReturnRegister() 101 return ArmManagedRegister::FromCoreRegister(R0); in MethodRegister() 296 R0, R1, R2, R3
|
/art/runtime/arch/arm/ |
D | registers_arm.cc | 29 if (rhs >= R0 && rhs <= PC) { in operator <<()
|
D | registers_arm.h | 27 R0 = 0, enumerator
|
D | context_arm.cc | 76 gprs_[R0] = const_cast<uint32_t*>(&gZero); in SmashCallerSaves()
|
/art/compiler/trampolines/ |
D | trampoline_compiler.cc | 38 __ LoadFromOffset(kLoadWord, PC, R0, offset.Int32Value()); in CreateTrampoline() 41 __ LoadFromOffset(kLoadWord, IP, R0, JNIEnvExt::SelfOffset().Int32Value()); in CreateTrampoline()
|
/art/compiler/optimizing/ |
D | code_generator_arm.h | 43 static constexpr Register kArtMethodRegister = R0; 45 static constexpr Register kRuntimeParameterCoreRegisters[] = { R0, R1, R2, R3 };
|
D | intrinsics_arm.cc | 55 Register res_reg_lo = R0; in MoveFromReturnRegister() 70 Register res_reg = R0; in MoveFromReturnRegister() 831 locations->SetOut(Location::RegisterLocation(R0)); in VisitStringCompareTo() 911 locations->SetOut(Location::RegisterLocation(R0)); in VisitStringIndexOf() 931 locations->SetOut(Location::RegisterLocation(R0)); in VisitStringIndexOfAfter() 950 locations->SetOut(Location::RegisterLocation(R0)); in VisitStringNewStringFromBytes() 978 locations->SetOut(Location::RegisterLocation(R0)); in VisitStringNewStringFromChars() 996 locations->SetOut(Location::RegisterLocation(R0)); in VisitStringNewStringFromString()
|
D | code_generator_arm.cc | 192 arm_codegen->Move32(locations->Out(), Location::RegisterLocation(R0)); in EmitNativeCode() 231 arm_codegen->Move32(locations->Out(), Location::RegisterLocation(R0)); in EmitNativeCode() 277 arm_codegen->Move32(locations->Out(), Location::RegisterLocation(R0)); in EmitNativeCode() 546 __ cfi().RelOffsetForMany(DWARFReg(R0), 0, push_mask, kArmWordSize); in GenerateFrameEntry() 556 __ StoreToOffset(kStoreWord, R0, SP, 0); in GenerateFrameEntry() 690 return Location::RegisterLocation(R0); in GetReturnLocation() 698 return Location::RegisterPairLocation(R0, R1); in GetReturnLocation() 972 if (GetAssembler()->ShifterOperandCanHold(R0, left, CMP, value, &operand)) { in GenerateTestAndBranch() 1051 if (GetAssembler()->ShifterOperandCanHold(R0, left, CMP, value, &operand)) { in VisitCondition() 1288 locations->AddTemp(Location::RegisterLocation(R0)); in HandleInvoke() [all …]
|
/art/compiler/linker/arm/ |
D | relative_patcher_thumb2.cc | 82 arm::kLoadWord, arm::PC, arm::R0, in CompileThunkCode()
|