Home
last modified time | relevance | path

Searched refs:live_in_v (Results 1 – 9 of 9) sorted by relevance

/art/compiler/dex/
Dmir_dataflow.cc912 ArenaBitVector* live_in_v, int dalvik_reg_id) { in HandleLiveInUse() argument
915 live_in_v->SetBit(dalvik_reg_id); in HandleLiveInUse()
925 ArenaBitVector* live_in_v, in HandleExtended() argument
936 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.vA); in HandleExtended()
938 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.vA + 1); in HandleExtended()
952 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.vB); in HandleExtended()
954 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.vB + 1); in HandleExtended()
959 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.vB); in HandleExtended()
960 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.vC); in HandleExtended()
961 HandleLiveInUse(use_v, def_v, live_in_v, d_insn.arg[0]); in HandleExtended()
[all …]
Dssa_transformation.cc440 temp_live_vregs->Copy(bb->data_flow_info->live_in_v); in ComputeBlockLiveIns()
444 ComputeSuccLineIn(temp_live_vregs, bb_taken->data_flow_info->live_in_v, in ComputeBlockLiveIns()
447 ComputeSuccLineIn(temp_live_vregs, bb_fall_through->data_flow_info->live_in_v, in ComputeBlockLiveIns()
453 ComputeSuccLineIn(temp_live_vregs, succ_bb->data_flow_info->live_in_v, in ComputeBlockLiveIns()
458 if (!temp_live_vregs->Equal(bb->data_flow_info->live_in_v)) { in ComputeBlockLiveIns()
459 bb->data_flow_info->live_in_v->Copy(temp_live_vregs); in ComputeBlockLiveIns()
Dlocal_value_numbering.cc528 ArenaBitVector* live_in_v = gvn_->GetMirGraph()->GetBasicBlock(id_)->data_flow_info->live_in_v; in CopyLiveSregValues() local
529 DCHECK(live_in_v != nullptr); in CopyLiveSregValues()
531 bool live = live_in_v->IsBitSet(gvn_->GetMirGraph()->SRegToVReg(entry.first)); in CopyLiveSregValues()
551 ArenaBitVector* live_in_v = gvn_->GetMirGraph()->GetBasicBlock(id_)->data_flow_info->live_in_v; in IntersectSregValueMaps() local
552 DCHECK(live_in_v != nullptr); in IntersectSregValueMaps()
554 bool live_and_same = live_in_v->IsBitSet(gvn_->GetMirGraph()->SRegToVReg(entry.first)); in IntersectSregValueMaps()
Dmir_graph.h217 ArenaBitVector* live_in_v; member
1281 ArenaBitVector* live_in_v, int dalvik_reg_id);
1284 ArenaBitVector* live_in_v,
Dtype_inference.cc218 DCHECK(phi_bb->data_flow_info->live_in_v != nullptr); in AddPseudoPhis()
377 DCHECK(bb->data_flow_info->live_in_v != nullptr); in IsSRegLiveAtStart()
378 if (!bb->data_flow_info->live_in_v->IsBitSet(v_reg)) { in IsSRegLiveAtStart()
Dmir_optimization.cc1445 bb->data_flow_info->live_in_v = nullptr; in EliminateDeadCodeEnd()
Dtype_inference_test.cc334 bb->data_flow_info->live_in_v = live_in_v_; in DoPrepareBasicBlocks()
Dglobal_value_numbering_test.cc215 bb->data_flow_info->live_in_v = live_in_v_; in DoPrepareBasicBlocks()
Dgvn_dead_code_elimination_test.cc222 bb->data_flow_info->live_in_v = live_in_v_; in DoPrepareBasicBlocks()