Home
last modified time | relevance | path

Searched refs:next_insn (Results 1 – 3 of 3) sorted by relevance

/art/compiler/linker/arm64/
Drelative_patcher_arm64.cc265 uint32_t next_insn = GetInsn(code, literal_offset + 4u); in NeedsErratum843419Thunk() local
272 if ((next_insn & 0xffc00000) == 0xb9400000 && in NeedsErratum843419Thunk()
273 (((next_insn >> 5) ^ adrp) & 0x1f) == 0) { in NeedsErratum843419Thunk()
278 if ((next_insn & 0xff000000) == 0x18000000) { in NeedsErratum843419Thunk()
283 if ((next_insn & 0xff000000) == 0x58000000) { in NeedsErratum843419Thunk()
284 bool is_aligned_load = (((next_offset >> 2) ^ (next_insn >> 5)) & 1) == 0; in NeedsErratum843419Thunk()
290 if ((next_insn & 0xbfc003e0) == 0xb94003e0) { in NeedsErratum843419Thunk()
/art/runtime/verifier/
Dmethod_verifier.h657 bool UpdateRegisters(uint32_t next_insn, RegisterLine* merge_line, bool update_merge_line)
Dmethod_verifier.cc4248 bool MethodVerifier::UpdateRegisters(uint32_t next_insn, RegisterLine* merge_line, in UpdateRegisters() argument
4251 RegisterLine* target_line = reg_table_.GetLine(next_insn); in UpdateRegisters()
4252 if (!insn_flags_[next_insn].IsVisitedOrChanged()) { in UpdateRegisters()
4258 if (!insn_flags_[next_insn].IsReturn()) { in UpdateRegisters()
4267 const Instruction* ret_inst = Instruction::At(code_item_->insns_ + next_insn); in UpdateRegisters()
4297 << " to [" << reinterpret_cast<void*>(next_insn) << "]: " << "\n" in UpdateRegisters()
4307 insn_flags_[next_insn].SetChanged(); in UpdateRegisters()