Home
last modified time | relevance | path

Searched refs:num_defs (Results 1 – 10 of 10) sorted by relevance

/art/compiler/dex/
Dgvn_dead_code_elimination_test.cc67 size_t num_defs; member
291 cu_.mir_graph->AllocateSSADefData(mir, def->num_defs); in DoPrepareMIRs()
292 std::copy_n(def->defs, def->num_defs, mir->ssa_rep->defs); in DoPrepareMIRs()
299 CHECK_NE(def->num_defs, 0u); in DoPrepareMIRs()
700 ASSERT_EQ(1, mirs_[0].ssa_rep->num_defs); in TEST_F()
740 ASSERT_EQ(1, mirs_[0].ssa_rep->num_defs); in TEST_F()
782 ASSERT_EQ(1, mirs_[0].ssa_rep->num_defs); in TEST_F()
813 ASSERT_EQ(2, mirs_[0].ssa_rep->num_defs); in TEST_F()
845 ASSERT_EQ(1, mirs_[0].ssa_rep->num_defs); in TEST_F()
882 ASSERT_EQ(1, mirs_[0].ssa_rep->num_defs); in TEST_F()
[all …]
Dgvn_dead_code_elimination.cc500 DCHECK(data->mir->ssa_rep->num_defs == 1 || data->mir->ssa_rep->num_defs == 2); in KillMIR()
511 mir->ssa_rep->num_defs = 0; in KillMIR()
555 DCHECK(mir_to_kill->ssa_rep->num_defs == 1 || mir_to_kill->ssa_rep->num_defs == 2); in RenameSRegDefOrCreatePhi()
556 bool wide = (mir_to_kill->ssa_rep->num_defs != 1); in RenameSRegDefOrCreatePhi()
1051 DCHECK_EQ(mir->ssa_rep->num_defs, 1); in RecordMIR()
1440 if (mir->ssa_rep->num_defs != 0) { in RecordMIR()
1441 DCHECK(mir->ssa_rep->num_defs == 1 || mir->ssa_rep->num_defs == 2); in RecordMIR()
1442 bool wide = (mir->ssa_rep->num_defs == 2); in RecordMIR()
1467 DCHECK_NE(mir->ssa_rep->num_defs, 0) << opcode; in RecordMIR()
Dmir_dataflow.cc1083 void MIRGraph::AllocateSSADefData(MIR *mir, int num_defs) { in AllocateSSADefData() argument
1084 mir->ssa_rep->num_defs = num_defs; in AllocateSSADefData()
1086 if (mir->ssa_rep->num_defs_allocated < num_defs) { in AllocateSSADefData()
1087 mir->ssa_rep->defs = arena_->AllocArray<int32_t>(num_defs, kArenaAllocDFInfo); in AllocateSSADefData()
1268 int num_defs = 0; in DoSSAConversion() local
1271 num_defs++; in DoSSAConversion()
1273 num_defs++; in DoSSAConversion()
1277 AllocateSSADefData(mir, num_defs); in DoSSAConversion()
Dtype_inference_test.cc70 size_t num_defs; member
430 mir->ssa_rep->num_defs = def->num_defs; in DoPrepareMIRs()
682 ASSERT_LE(1u, mirs_[i].ssa_rep->num_defs); in TEST_F()
737 ASSERT_LE(1u, mirs_[i].ssa_rep->num_defs); in TEST_F()
805 ASSERT_LE(1u, mirs_[2 * i].ssa_rep->num_defs); in TEST_F()
872 ASSERT_LE(1u, mirs_[2 * i].ssa_rep->num_defs); in TEST_F()
939 ASSERT_LE(1u, mirs_[2 * i + 1].ssa_rep->num_defs); in TEST_F()
1006 ASSERT_LE(1u, mirs_[2 * i].ssa_rep->num_defs); in TEST_F()
Dmir_graph.h240 uint16_t num_defs; member
880 DCHECK_GT(mir->ssa_rep->num_defs, 0); in GetRawDest()
1236 void AllocateSSADefData(MIR *mir, int num_defs);
Dlocal_value_numbering_test.cc51 size_t num_defs; member
161 mir->ssa_rep->num_defs = def->num_defs; in DoPrepareMIRs()
Dmir_optimization.cc584 mir_next->ssa_rep->num_defs = 0; in BasicBlockOpt()
586 mir->ssa_rep->num_defs = 0; in BasicBlockOpt()
1865 if ((second->ssa_rep->num_defs > 0) && (first->ssa_rep->num_uses > 0)) { in HasAntiDependency()
1867 int vreg1 = (second->ssa_rep->num_defs == 2) ? in HasAntiDependency()
Dmir_graph.cc1303 int defs = (ssa_rep != nullptr) ? ssa_rep->num_defs : 0; in DisassembleExtendedInstr()
1528 int defs = (ssa_rep != nullptr) ? ssa_rep->num_defs : 0; in GetDalvikDisassembly()
2383 for (int i = 0; i < ssa_rep->num_defs; i++) { in IsSSALiveOut()
Dglobal_value_numbering_test.cc67 size_t num_defs; member
262 mir->ssa_rep->num_defs = def->num_defs; in DoPrepareMIRs()
/art/compiler/dex/quick/
Dcodegen_util.cc1404 const size_t num_defs = prev_mir->ssa_rep->num_defs; in UpdateReferenceVRegsLocal() local
1406 if (num_defs == 1u && mir_graph_->reg_location_[defs[0]].ref && in UpdateReferenceVRegsLocal()
1410 for (size_t i = 0u; i != num_defs; ++i) { in UpdateReferenceVRegsLocal()