Searched refs:tst (Results 1 – 11 of 11) sorted by relevance
/art/runtime/arch/arm64/ |
D | memcmp16_arm64.S | 54 tst tmp1, #7
|
D | quick_entrypoints_arm64.S | 1165 tst x0, x0
|
/art/runtime/arch/arm/ |
D | memcmp16_arm.S | 74 tst r3, #2
|
/art/compiler/utils/ |
D | assembler_thumb_test.cc | 236 __ tst(R0, ShifterOperand(R1)); in TEST() local 270 __ tst(R0, ShifterOperand(0x55)); in TEST() local 304 __ tst(R0, ShifterOperand(0x550055)); in TEST() local
|
D | assembler_thumb_test_expected.cc.inc | 40 " 36: 4208 tst r0, r1\n", 61 " 2a: f010 0f55 tst.w r0, #85 ; 0x55\n", 83 " 2c: f010 1f55 tst.w r0, #5570645 ; 0x550055\n",
|
/art/compiler/utils/arm/ |
D | assembler_arm32.h | 62 void tst(Register rn, const ShifterOperand& so, Condition cond = AL) OVERRIDE;
|
D | assembler_arm32_test.cc | 669 T3Helper(&arm::Arm32Assembler::tst, true, "tst{cond} {reg1}, {shift}", "tst"); in TEST_F()
|
D | assembler_thumb2.h | 84 void tst(Register rn, const ShifterOperand& so, Condition cond = AL) OVERRIDE;
|
D | assembler_arm.h | 371 virtual void tst(Register rn, const ShifterOperand& so, Condition cond = AL) = 0;
|
D | assembler_arm32.cc | 123 void Arm32Assembler::tst(Register rn, const ShifterOperand& so, Condition cond) { in tst() function in art::arm::Arm32Assembler
|
D | assembler_thumb2.cc | 120 void Thumb2Assembler::tst(Register rn, const ShifterOperand& so, Condition cond) { in tst() function in art::arm::Thumb2Assembler
|