Home
last modified time | relevance | path

Searched refs:ADDlow (Results 1 – 4 of 4) sorted by relevance

/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h37 ADDlow, // Add the low 12 bits of a TargetGlobalAddress operand. enumerator
DAArch64ISelLowering.cpp785 case AArch64ISD::ADDlow: return "AArch64ISD::ADDlow"; in getTargetNodeName()
2989 SDValue PoolAddr = DAG.getNode(AArch64ISD::ADDlow, DL, PtrVT, ADRP, Lo); in LowerGlobalAddress()
3018 return DAG.getNode(AArch64ISD::ADDlow, DL, PtrVT, ADRP, Lo); in LowerGlobalAddress()
3827 return DAG.getNode(AArch64ISD::ADDlow, DL, PtrVT, ADRP, Lo); in LowerJumpTable()
3867 return DAG.getNode(AArch64ISD::ADDlow, DL, PtrVT, ADRP, Lo); in LowerConstantPool()
3890 return DAG.getNode(AArch64ISD::ADDlow, DL, PtrVT, ADRP, Lo); in LowerBlockAddress()
DAArch64ISelDAGToDAG.cpp611 if (N.getOpcode() == AArch64ISD::ADDlow && isWorthFoldingADDlow(N)) { in SelectAddrModeIndexed()
2063 if (LN->getOperand(1).getOpcode() != AArch64ISD::ADDlow || in SelectCVTFixedPosOperand()
DAArch64InstrInfo.td122 def AArch64addlow : SDNode<"AArch64ISD::ADDlow", SDTIntBinOp, []>;