Searched refs:GPR_64 (Results 1 – 5 of 5) sorted by relevance
/external/llvm/lib/Target/Mips/ |
D | MipsCondMov.td | 208 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 210 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 212 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 214 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 216 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 218 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 220 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 222 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 224 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64; 229 GPR_64; [all …]
|
D | Mips64r6InstrInfo.td | 104 def SELEQZ64 : SELEQZ_ENC, SELEQZ64_DESC, ISA_MIPS32R6, GPR_64; 105 def SELNEZ64 : SELNEZ_ENC, SELNEZ64_DESC, ISA_MIPS32R6, GPR_64;
|
D | Mips64InstrInfo.td | 544 GPR_64;
|
D | MipsInstrInfo.td | 209 class GPR_64 { list<Predicate> GPRPredicates = [IsGP64bit]; }
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 3273 static const MCPhysReg GPR_64[] = { // 64-bit registers. in LowerFormalArguments_Darwin() local 3288 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; in LowerFormalArguments_Darwin() 5256 static const MCPhysReg GPR_64[] = { // 64-bit registers. in LowerCall_Darwin() local 5268 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; in LowerCall_Darwin()
|