Searched refs:LWC1 (Results 1 – 20 of 20) sorted by relevance
/external/v8/src/mips/ |
D | constants-mips.cc | 323 case LWC1: in InstructionType()
|
D | constants-mips.h | 357 LWC1 = ((6 << 3) + 1) << kOpcodeShift, enumerator
|
D | assembler-mips.cc | 1961 GenInstrImmediate(LWC1, src.rm(), fd, src.offset_); in lwc1() 1969 GenInstrImmediate(LWC1, src.rm(), fd, src.offset_ + in ldc1() 1975 GenInstrImmediate(LWC1, src.rm(), fd, src.offset_ + in ldc1() 1979 GenInstrImmediate(LWC1, src.rm(), nextfpreg, src.offset_ + in ldc1()
|
D | disasm-mips.cc | 1208 case LWC1: in DecodeTypeImmediate()
|
D | simulator-mips.cc | 2913 case LWC1: in DecodeTypeImmediate() 2987 case LWC1: in DecodeTypeImmediate()
|
/external/v8/src/mips64/ |
D | constants-mips64.cc | 344 case LWC1: in InstructionType()
|
D | constants-mips64.h | 330 LWC1 = ((6 << 3) + 1) << kOpcodeShift, enumerator
|
D | disasm-mips64.cc | 1357 case LWC1: in DecodeTypeImmediate()
|
D | simulator-mips64.cc | 3061 case LWC1: in DecodeTypeImmediate() 3143 case LWC1: in DecodeTypeImmediate()
|
D | assembler-mips64.cc | 2207 GenInstrImmediate(LWC1, src.rm(), fd, src.offset_); in lwc1()
|
/external/valgrind/none/tests/mips32/ |
D | vfp.stdout.exp-mips32-BE | 29 LWC1
|
D | vfp.stdout.exp-mips32-LE | 29 LWC1
|
D | vfp.stdout.exp-mips32r2-BE | 29 LWC1
|
D | vfp.stdout.exp-mips32r2-LE | 29 LWC1
|
/external/llvm/lib/Target/Mips/MCTargetDesc/ |
D | MipsNaClELFStreamer.cpp | 217 case Mips::LWC1: in isBasePlusOffsetMemoryAccess()
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEInstrInfo.cpp | 46 (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) { in isLoadFromStackSlot() 244 Opc = Mips::LWC1; in loadRegFromStack()
|
D | MipsInstrFPU.td | 392 def LWC1 : MMRel, LW_FT<"lwc1", FGR32Opnd, II_LWC1, load>, LW_FM<0x31>; 631 def : LoadRegImmPat<LWC1, f32, load>;
|
D | MipsFastISel.cpp | 644 Opc = Mips::LWC1; in emitLoad()
|
/external/valgrind/none/tests/mips64/ |
D | fpu_load_store.stdout.exp-LE | 771 --- LWC1 ---
|
D | fpu_load_store.stdout.exp-BE | 771 --- LWC1 ---
|