Home
last modified time | relevance | path

Searched refs:Lsr (Results 1 – 13 of 13) sorted by relevance

/external/v8/src/arm64/
Dregexp-macro-assembler-arm64.cc298 __ Lsr(x11, GetCachedRegister(start_reg), kWRegSizeInBits); in CheckNotBackReferenceIgnoreCase() local
427 __ Lsr(x11, GetCachedRegister(start_reg), kWRegSizeInBits); in CheckNotBackReference() local
837 __ Lsr(capture_end.X(), capture_start.X(), kWRegSizeInBits); in GetCode() local
1152 __ Lsr(current_input_offset().X(), cached_register, kWRegSizeInBits); in ReadCurrentPositionFromRegister() local
1554 __ Lsr(maybe_result.X(), GetCachedRegister(register_index), in GetRegister() local
Ddebug-arm64.cc166 __ Lsr(scratch, reg, 32); in Generate_DebugBreakCallHelper() local
Dmacro-assembler-arm64-inl.h906 void MacroAssembler::Lsr(const Register& rd, in Lsr() function
915 void MacroAssembler::Lsr(const Register& rd, in Lsr() function
Dmacro-assembler-arm64.h442 inline void Lsr(const Register& rd, const Register& rn, unsigned shift);
443 inline void Lsr(const Register& rd, const Register& rn, const Register& rm);
Dlithium-codegen-arm64.cc1596 __ Lsr(filler_count.W(), ToRegister32(instr->size()), kPointerSizeLog2); in DoAllocate() local
2344 __ Lsr(result_reg, result_reg, 32); in DoDoubleBits() local
4904 __ Lsr(result, left, right); in DoShiftI() local
4926 case Token::SHR: __ Lsr(result, left, shift_count); break; in DoShiftI() local
4966 __ Lsr(result, left, result); in DoShiftS() local
4999 __ Lsr(result, left, shift_count); in DoShiftS() local
Dmacro-assembler-arm64.cc1552 Lsr(scratch2, state, StackHandler::kKindWidth); in JumpToHandlerEntry()
4597 Lsr(bitmap_scratch, bitmap_scratch, shift_scratch); in HasColor()
4709 Lsr(load_scratch, load_scratch, shift_scratch); in EnsureNotWhite()
Dcode-stubs-arm64.cc909 __ Lsr(exponent_abs, exponent_abs, 1); in Generate() local
Dfull-codegen-arm64.cc2064 __ Lsr(x10, left, right); in EmitInlineSmiBinaryOp() local
/external/v8/src/compiler/arm64/
Dcode-generator-arm64.cc283 ASSEMBLE_SHIFT(Lsr, 64); in AssembleArchInstruction()
286 ASSEMBLE_SHIFT(Lsr, 32); in AssembleArchInstruction()
/external/llvm/lib/Transforms/InstCombine/
DInstCombineInternal.h522 Value *SimplifyShrShlDemandedBits(Instruction *Lsr, Instruction *Sftl,
/external/v8/test/cctest/
Dtest-assembler-arm64.cc4779 __ Lsr(x16, x0, x1); in TEST() local
4780 __ Lsr(x17, x0, x2); in TEST() local
4781 __ Lsr(x18, x0, x3); in TEST() local
4782 __ Lsr(x19, x0, x4); in TEST() local
4783 __ Lsr(x20, x0, x5); in TEST() local
4784 __ Lsr(x21, x0, x6); in TEST() local
4786 __ Lsr(w22, w0, w1); in TEST() local
4787 __ Lsr(w23, w0, w2); in TEST() local
4788 __ Lsr(w24, w0, w3); in TEST() local
4789 __ Lsr(w25, w0, w4); in TEST() local
[all …]
/external/vixl/src/vixl/a64/
Dmacro-assembler-a64.h1548 void Lsr(const Register& rd, const Register& rn, unsigned shift) { in Lsr() function
1555 void Lsr(const Register& rd, const Register& rn, const Register& rm) { in Lsr() function
/external/vixl/test/
Dtest-assembler-a64.cc8558 __ Lsr(x16, x0, x1); in TEST() local
8559 __ Lsr(x17, x0, x2); in TEST() local
8560 __ Lsr(x18, x0, x3); in TEST() local
8561 __ Lsr(x19, x0, x4); in TEST() local
8562 __ Lsr(x20, x0, x5); in TEST() local
8563 __ Lsr(x21, x0, x6); in TEST() local
8565 __ Lsr(w22, w0, w1); in TEST() local
8566 __ Lsr(w23, w0, w2); in TEST() local
8567 __ Lsr(w24, w0, w3); in TEST() local
8568 __ Lsr(w25, w0, w4); in TEST() local
[all …]