Home
last modified time | relevance | path

Searched refs:MCPhysReg (Results 1 – 25 of 72) sorted by relevance

123

/external/llvm/include/llvm/MC/
DMCRegisterInfo.h27 typedef uint16_t MCPhysReg; typedef
32 typedef const MCPhysReg* iterator;
33 typedef const MCPhysReg* const_iterator;
162 const MCPhysReg (*RegUnitRoots)[2]; // Pointer to regunit root table.
163 const MCPhysReg *DiffLists; // Pointer to the difflists array
193 const MCPhysReg *List;
202 void init(MCPhysReg InitVal, const MCPhysReg *DiffList) { in init()
212 MCPhysReg D = *List++; in advance()
247 const MCPhysReg (*RURoots)[2], in InitMCRegisterInfo()
249 const MCPhysReg *DL, in InitMCRegisterInfo()
/external/llvm/include/llvm/CodeGen/
DRegisterClassInfo.h33 std::unique_ptr<MCPhysReg[]> Order;
39 operator ArrayRef<MCPhysReg>() const {
56 const MCPhysReg *CalleeSaved;
93 ArrayRef<MCPhysReg> getOrder(const TargetRegisterClass *RC) const { in getOrder()
DCallingConvLower.h165 ForwardedRegister(unsigned VReg, MCPhysReg PReg, MVT VT) in ForwardedRegister()
168 MCPhysReg PReg;
318 unsigned getFirstUnallocated(ArrayRef<MCPhysReg> Regs) const { in getFirstUnallocated()
345 unsigned AllocateReg(ArrayRef<MCPhysReg> Regs) { in AllocateReg()
386 unsigned AllocateReg(ArrayRef<MCPhysReg> Regs, const MCPhysReg *ShadowRegs) { in AllocateReg()
418 ArrayRef<MCPhysReg> ShadowRegs) { in AllocateStack()
487 void getRemainingRegParmsForType(SmallVectorImpl<MCPhysReg> &Regs, MVT VT,
/external/llvm/lib/Target/Mips/MCTargetDesc/
DMipsABIInfo.cpp19 static const MCPhysReg O32IntRegs[4] = {Mips::A0, Mips::A1, Mips::A2, Mips::A3};
21 static const MCPhysReg Mips64IntRegs[8] = {
26 const ArrayRef<MCPhysReg> MipsABIInfo::GetByValArgRegs() const { in GetByValArgRegs()
34 const ArrayRef<MCPhysReg> MipsABIInfo::GetVarArgRegs() const { in GetVarArgRegs()
DMipsABIInfo.h49 const ArrayRef<MCPhysReg> GetByValArgRegs() const;
52 const ArrayRef<MCPhysReg> GetVarArgRegs() const;
/external/llvm/lib/CodeGen/
DAllocationOrder.h29 SmallVector<MCPhysReg, 16> Hints;
30 ArrayRef<MCPhysReg> Order;
43 ArrayRef<MCPhysReg> getOrder() const { return Order; } in getOrder()
DRegisterClassInfo.cpp51 const MCPhysReg *CSR = TRI->getCalleeSavedRegs(MF); in runOnMachineFunction()
87 RCI.Order.reset(new MCPhysReg[NumRegs]); in compute()
90 SmallVector<MCPhysReg, 16> CSRAlias; in compute()
97 ArrayRef<MCPhysReg> RawOrder = RC->getRawAllocationOrder(*MF); in compute()
DCallingConvLower.cpp194 void CCState::getRemainingRegParmsForType(SmallVectorImpl<MCPhysReg> &Regs, in getRemainingRegParmsForType()
222 Regs.push_back(MCPhysReg(Locs[I].getLocReg())); in getRemainingRegParmsForType()
240 SmallVector<MCPhysReg, 8> RemainingRegs; in analyzeMustTailForwardedRegisters()
244 for (MCPhysReg PReg : RemainingRegs) { in analyzeMustTailForwardedRegisters()
DTargetRegisterInfo.cpp134 ArrayRef<MCPhysReg> Order = RC->getRawAllocationOrder(MF); in getAllocatableSetForRC()
266 ArrayRef<MCPhysReg> Order, in getRegAllocationHints()
267 SmallVectorImpl<MCPhysReg> &Hints, in getRegAllocationHints()
/external/llvm/lib/Target/MSP430/
DMSP430RegisterInfo.cpp38 const MCPhysReg*
42 static const MCPhysReg CalleeSavedRegs[] = { in getCalleeSavedRegs()
47 static const MCPhysReg CalleeSavedRegsFP[] = { in getCalleeSavedRegs()
52 static const MCPhysReg CalleeSavedRegsIntr[] = { in getCalleeSavedRegs()
58 static const MCPhysReg CalleeSavedRegsIntrFP[] = { in getCalleeSavedRegs()
DMSP430RegisterInfo.h29 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
/external/llvm/lib/Target/ARM/
DARMCallingConv.h31 static const MCPhysReg RegList[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3 }; in f64AssignAPCS()
74 static const MCPhysReg HiRegList[] = { ARM::R0, ARM::R2 }; in f64AssignAAPCS()
75 static const MCPhysReg LoRegList[] = { ARM::R1, ARM::R3 }; in f64AssignAAPCS()
76 static const MCPhysReg ShadowRegList[] = { ARM::R0, ARM::R1 }; in f64AssignAAPCS()
77 static const MCPhysReg GPRArgRegs[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3 }; in f64AssignAAPCS()
126 static const MCPhysReg HiRegList[] = { ARM::R0, ARM::R2 }; in f64RetAssign()
127 static const MCPhysReg LoRegList[] = { ARM::R1, ARM::R3 }; in f64RetAssign()
DARMBaseRegisterInfo.h72 const MCPhysReg *CSRegs) { in isCalleeSavedRegister()
94 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
126 ArrayRef<MCPhysReg> Order,
127 SmallVectorImpl<MCPhysReg> &Hints,
/external/llvm/include/llvm/Target/
DTargetRegisterInfo.h38 typedef const MCPhysReg* iterator;
39 typedef const MCPhysReg* const_iterator;
55 ArrayRef<MCPhysReg> (*OrderFunc)(const MachineFunction&);
196 ArrayRef<MCPhysReg> getRawAllocationOrder(const MachineFunction &MF) const { in getRawAllocationOrder()
432 virtual const MCPhysReg*
692 ArrayRef<MCPhysReg> Order,
693 SmallVectorImpl<MCPhysReg> &Hints,
/external/llvm/lib/Target/R600/
DAMDGPURegisterInfo.h32 static const MCPhysReg CalleeSavedReg;
52 const MCPhysReg* getCalleeSavedRegs(const MachineFunction *MF) const override;
DAMDGPURegisterInfo.cpp27 const MCPhysReg AMDGPURegisterInfo::CalleeSavedReg = AMDGPU::NoRegister;
29 const MCPhysReg*
/external/llvm/lib/Target/NVPTX/
DNVPTXRegisterInfo.cpp80 const MCPhysReg *
82 static const MCPhysReg CalleeSavedRegs[] = { 0 }; in getCalleeSavedRegs()
DNVPTXRegisterInfo.h38 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
/external/llvm/lib/Target/Mips/
DMipsRegisterInfo.cpp83 const MCPhysReg *
132 static const MCPhysReg ReservedGPR32[] = { in getReservedRegs()
136 static const MCPhysReg ReservedGPR64[] = { in getReservedRegs()
/external/llvm/lib/Target/BPF/
DBPFRegisterInfo.h28 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
/external/llvm/lib/Target/X86/
DX86MachineFunctionInfo.cpp23 for (const MCPhysReg *CSR = in setRestoreBasePointer()
/external/llvm/lib/Target/XCore/
DXCoreRegisterInfo.h32 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
DXCoreRegisterInfo.cpp211 const MCPhysReg *
215 static const MCPhysReg CalleeSavedRegs[] = { in getCalleeSavedRegs()
220 static const MCPhysReg CalleeSavedRegsFP[] = { in getCalleeSavedRegs()
/external/llvm/lib/Target/Sparc/
DSparcRegisterInfo.h27 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
/external/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.h44 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;

123