Home
last modified time | relevance | path

Searched refs:MFHC1 (Results 1 – 10 of 10) sorted by relevance

/external/llvm/test/CodeGen/Mips/
Dbuildpairextractelementf64.ll1 ; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=NO-MFHC1 -check-prefix=ALL
2 ; RUN: llc -march=mips < %s | FileCheck %s -check-prefix=NO-MFHC1 -check-prefix=ALL
3 ; RUN: llc -march=mipsel -mcpu=mips32r2 < %s | FileCheck %s -check-prefix=HAS-MFHC1 -check-prefix=A…
4 ; RUN: llc -march=mips -mcpu=mips32r2 < %s | FileCheck %s -check-prefix=HAS-MFHC1 -check-prefix=ALL
5 ; RUN: llc -march=mipsel -mcpu=mips32r2 -mattr=+fp64 < %s | FileCheck %s -check-prefix=HAS-MFHC1 -c…
6 ; RUN: llc -march=mips -mcpu=mips32r2 -mattr=+fp64 < %s | FileCheck %s -check-prefix=HAS-MFHC1 -che…
12 ; NO-MFHC1: mtc1
13 ; NO-MFHC1: mtc1
15 ; HAS-MFHC1-DAG: mtc1
16 ; HAS-MFHC1-DAG: mthc1
[all …]
Do32_cc.ll3 ; RUN: llc -march=mipsel -mcpu=mips32 < %s | FileCheck -check-prefix=ALL -check-prefix=NO-MFHC1 %s
4 …ch=mipsel -mcpu=mips32r2 < %s | FileCheck -check-prefix=ALL -check-prefix=HAS-MFHC1 %s
5 …ch=mipsel -mcpu=mips32r2 -mattr=+fp64 < %s | FileCheck -check-prefix=ALL -check-prefix=HAS-MFHC1 %s
144 ; NO-MFHC1-DAG: mfc1 $6, $f{{[0-9]+}}
145 ; NO-MFHC1-DAG: mfc1 $7, $f{{[0-9]+}}
147 ; HAS-MFHC1-DAG: mfc1 $6, $f{{[0-9]+}}
148 ; HAS-MFHC1-DAG: mfhc1 $7, $f{{[0-9]+}}
161 ; NO-MFHC1-DAG: mfc1 $6, $f{{[0-9]+}}
162 ; NO-MFHC1-DAG: mfc1 $7, $f{{[0-9]+}}
164 ; HAS-MFHC1-DAG: mfc1 $6, $f{{[0-9]+}}
[all …]
/external/v8/src/mips64/
Dconstants-mips64.h460 MFHC1 = ((0 << 3) + 3) << 21, enumerator
Ddisasm-mips64.cc487 case MFHC1: in DecodeTypeRegister()
Dsimulator-mips64.cc1968 case MFHC1: in ConfigureTypeRegister()
2322 case MFHC1: in DecodeTypeRegister()
Dassembler-mips64.cc2247 GenInstrRegister(COP1, MFHC1, rt, fs, f0); in mfhc1()
/external/v8/src/mips/
Dconstants-mips.h448 MFHC1 = ((0 << 3) + 3) << 21, enumerator
Ddisasm-mips.cc462 case MFHC1: in DecodeTypeRegister()
Dsimulator-mips.cc1898 case MFHC1: in ConfigureTypeRegister()
2187 case MFHC1: in DecodeTypeRegister()
Dassembler-mips.cc2026 GenInstrRegister(COP1, MFHC1, rt, fs, f0); in mfhc1()